📄 prev_cmp_ppg.qmsg
字号:
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" { } { } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 14 14:35:47 2008 " "Info: Processing started: Tue Oct 14 14:35:47 2008" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 0} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ppg -c ppg " "Info: Command: quartus_sta ppg -c ppg" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" { } { } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "buf_next\|combout " "Warning: Node \"buf_next\|combout\" is a latch" { } { { "ppg.vhd" "" { Text "G:/EEC 587 Rapid Digital System Prototyping/VHDL/ppg(real ab5 )/ppg.vhd" 16 -1 0 } } } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} } { } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ppg.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'ppg.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." { } { } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" { } { } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" { } { } 0 0 "%1!s!" 0 0 "" 0 0} } { } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Slow Model" { } { } 0 0 "Analyzing Slow Model" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" { } { } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.443 " "Info: Worst-case setup slack is -1.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " "Info: Slack End Point TNS Clock " { } { } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" { } { } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -1.443 -7.215 clk " "Info: -1.443 -7.215 clk " { } { } 0 0 "%1!s!" 0 0 "" 0 0} } { } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.651 " "Info: Worst-case hold slack is 0.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " "Info: Slack End Point TNS Clock " { } { } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" { } { } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 0.651 0.000 clk " "Info: 0.651 0.000 clk " { } { } 0 0 "%1!s!" 0 0 "" 0 0} } { } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" { } { } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" { } { } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." { } { } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Fast Model" { } { } 0 0 "Analyzing Fast Model" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" { } { } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.032 " "Info: Worst-case setup slack is -0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " "Info: Slack End Point TNS Clock " { } { } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" { } { } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -0.032 -0.160 clk " "Info: -0.032 -0.160 clk " { } { } 0 0 "%1!s!" 0 0 "" 0 0} } { } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.255 " "Info: Worst-case hold slack is 0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " "Info: Slack End Point TNS Clock " { } { } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" { } { } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 0.255 0.000 clk " "Info: 0.255 0.000 clk " { } { } 0 0 "%1!s!" 0 0 "" 0 0} } { } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" { } { } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" { } { } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." { } { } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" { } { } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" { } { } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 14 14:35:51 2008 " "Info: Processing ended: Tue Oct 14 14:35:51 2008" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -