cpldfit.xmsgs

XC95144步进电机驱动器源码,采用verilog vhdl开发,个人原创

<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="info" file="Cpld" num="0" delta="unknown" >Inferring BUFG constraint for signal &apos;<arg fmt="%s" index="1">CHOP_CLK</arg>&apos; based upon the LOC constraint &apos;<arg fmt="%s" index="2">P43</arg>&apos;. It is recommended that you declare this BUFG explicitedly in your design. Note that for certain device families the output of a BUFG constraint can not drive a gated clock, and the BUFG constraint will be ignored.
</msg>

</messages>