_primary.vhd

DDR（双速率）SDRAM控制器参考设计verilog代码

library verilog;
use verilog.vl_types.all;
entity ddr_sdram_tb is
    port(

    );
end ddr_sdram_tb;