⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 counter32b.rpt

📁 8位十六进制频率计设计 根据频率的定义和频率测量的基本原理
💻 RPT
📖 第 1 页 / 共 3 页
字号:
-- Node name is 'DOUT16' = 'CQI16' 
-- Equation name is 'DOUT16', location is LC035, type is output.
 DOUT16  = TFFE( _EQ016, GLOBAL( FIN), !CLR,  VCC,  VCC);
  _EQ016 =  DOUT0 &  DOUT1 &  DOUT2 &  DOUT3 &  DOUT4 &  DOUT5 &  DOUT6 & 
              DOUT7 &  DOUT8 &  DOUT9 &  DOUT10 &  DOUT11 &  DOUT12 &  DOUT13 & 
              DOUT14 &  DOUT15 &  ENABL;

-- Node name is 'DOUT17' = 'CQI17' 
-- Equation name is 'DOUT17', location is LC041, type is output.
 DOUT17  = TFFE( _EQ017, GLOBAL( FIN), !CLR,  VCC,  VCC);
  _EQ017 =  DOUT8 &  DOUT9 &  DOUT10 &  DOUT11 &  DOUT12 &  DOUT13 &  DOUT14 & 
              DOUT15 &  DOUT16 &  ENABL &  _LC042;

-- Node name is 'DOUT18' = 'CQI18' 
-- Equation name is 'DOUT18', location is LC057, type is output.
 DOUT18  = TFFE( _EQ018, GLOBAL( FIN), !CLR,  VCC,  VCC);
  _EQ018 =  DOUT8 &  DOUT9 &  DOUT10 &  DOUT11 &  DOUT12 &  DOUT13 &  DOUT14 & 
              DOUT15 &  DOUT16 &  DOUT17 &  ENABL &  _LC042;

-- Node name is 'DOUT19' = 'CQI19' 
-- Equation name is 'DOUT19', location is LC051, type is output.
 DOUT19  = TFFE( _EQ019, GLOBAL( FIN), !CLR,  VCC,  VCC);
  _EQ019 =  DOUT8 &  DOUT9 &  DOUT10 &  DOUT11 &  DOUT12 &  DOUT13 &  DOUT14 & 
              DOUT15 &  DOUT16 &  DOUT17 &  DOUT18 &  ENABL &  _LC042;

-- Node name is 'DOUT20' = 'CQI20' 
-- Equation name is 'DOUT20', location is LC064, type is output.
 DOUT20  = TFFE( _EQ020, GLOBAL( FIN), !CLR,  VCC,  VCC);
  _EQ020 =  DOUT8 &  DOUT9 &  DOUT10 &  DOUT11 &  DOUT12 &  DOUT13 &  DOUT14 & 
              DOUT15 &  DOUT16 &  DOUT17 &  DOUT18 &  DOUT19 &  ENABL & 
              _LC042;

-- Node name is 'DOUT21' = 'CQI21' 
-- Equation name is 'DOUT21', location is LC001, type is output.
 DOUT21  = DFFE( _EQ021 $  GND, GLOBAL( FIN), !CLR,  VCC,  VCC);
  _EQ021 =  ENABL &  _LC055
         #  DOUT21 & !ENABL;

-- Node name is 'DOUT22' = 'CQI22' 
-- Equation name is 'DOUT22', location is LC020, type is output.
 DOUT22  = DFFE( _EQ022 $  GND, GLOBAL( FIN), !CLR,  VCC,  VCC);
  _EQ022 =  ENABL &  _LC060
         #  DOUT22 & !ENABL;

-- Node name is 'DOUT23' = 'CQI23' 
-- Equation name is 'DOUT23', location is LC021, type is output.
 DOUT23  = DFFE( _EQ023 $  GND, GLOBAL( FIN), !CLR,  VCC,  VCC);
  _EQ023 =  ENABL &  _LC059
         #  DOUT23 & !ENABL;

-- Node name is 'DOUT24' = 'CQI24' 
-- Equation name is 'DOUT24', location is LC053, type is output.
 DOUT24  = TFFE( _EQ024, GLOBAL( FIN), !CLR,  VCC,  VCC);
  _EQ024 =  DOUT16 &  DOUT17 &  DOUT18 &  DOUT19 &  DOUT20 &  DOUT21 & 
              DOUT22 &  DOUT23 &  ENABL &  _LC047;

-- Node name is 'DOUT25' = 'CQI25' 
-- Equation name is 'DOUT25', location is LC056, type is output.
 DOUT25  = TFFE( _EQ025, GLOBAL( FIN), !CLR,  VCC,  VCC);
  _EQ025 =  DOUT16 &  DOUT17 &  DOUT18 &  DOUT19 &  DOUT20 &  DOUT21 & 
              DOUT22 &  DOUT23 &  DOUT24 &  ENABL &  _LC047;

-- Node name is 'DOUT26' = 'CQI26' 
-- Equation name is 'DOUT26', location is LC052, type is output.
 DOUT26  = TFFE( _EQ026, GLOBAL( FIN), !CLR,  VCC,  VCC);
  _EQ026 =  DOUT16 &  DOUT17 &  DOUT18 &  DOUT19 &  DOUT20 &  DOUT21 & 
              DOUT22 &  DOUT23 &  DOUT24 &  DOUT25 &  ENABL &  _LC047;

-- Node name is 'DOUT27' = 'CQI27' 
-- Equation name is 'DOUT27', location is LC062, type is output.
 DOUT27  = TFFE( _EQ027, GLOBAL( FIN), !CLR,  VCC,  VCC);
  _EQ027 =  DOUT16 &  DOUT17 &  DOUT18 &  DOUT19 &  DOUT20 &  DOUT21 & 
              DOUT22 &  DOUT23 &  DOUT24 &  DOUT25 &  DOUT26 &  ENABL & 
              _LC047;

-- Node name is 'DOUT28' = 'CQI28' 
-- Equation name is 'DOUT28', location is LC049, type is output.
 DOUT28  = TFFE( _EQ028, GLOBAL( FIN), !CLR,  VCC,  VCC);
  _EQ028 =  DOUT24 &  DOUT25 &  DOUT26 &  DOUT27 &  ENABL &  _LC050;

-- Node name is 'DOUT29' = 'CQI29' 
-- Equation name is 'DOUT29', location is LC016, type is output.
 DOUT29  = DFFE( _EQ029 $  GND, GLOBAL( FIN), !CLR,  VCC,  VCC);
  _EQ029 =  ENABL &  _LC058
         #  DOUT29 & !ENABL;

-- Node name is 'DOUT30' = 'CQI30' 
-- Equation name is 'DOUT30', location is LC014, type is output.
 DOUT30  = DFFE( _EQ030 $  GND, GLOBAL( FIN), !CLR,  VCC,  VCC);
  _EQ030 =  ENABL &  _LC061
         #  DOUT30 & !ENABL;

-- Node name is 'DOUT31' = 'CQI31' 
-- Equation name is 'DOUT31', location is LC011, type is output.
 DOUT31  = DFFE( _EQ031 $  GND, GLOBAL( FIN), !CLR,  VCC,  VCC);
  _EQ031 =  ENABL &  _LC063
         #  DOUT31 & !ENABL;

-- Node name is '|LPM_ADD_SUB:298|addcore:adder|addcore:adder0|cout_node' from file "addcore.tdf" line 165, column 5
-- Equation name is '_LC042', type is buried 
_LC042   = LCELL( _EQ032 $  GND);
  _EQ032 =  DOUT0 &  DOUT1 &  DOUT2 &  DOUT3 &  DOUT4 &  DOUT5 &  DOUT6 & 
              DOUT7;

-- Node name is '|LPM_ADD_SUB:298|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC045', type is buried 
_LC045   = LCELL( DOUT5 $  _EQ033);
  _EQ033 =  DOUT0 &  DOUT1 &  DOUT2 &  DOUT3 &  DOUT4;

-- Node name is '|LPM_ADD_SUB:298|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC044', type is buried 
_LC044   = LCELL( DOUT6 $  _EQ034);
  _EQ034 =  DOUT0 &  DOUT1 &  DOUT2 &  DOUT3 &  DOUT4 &  DOUT5;

-- Node name is '|LPM_ADD_SUB:298|addcore:adder|addcore:adder0|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC038', type is buried 
_LC038   = LCELL( DOUT7 $  _EQ035);
  _EQ035 =  DOUT0 &  DOUT1 &  DOUT2 &  DOUT3 &  DOUT4 &  DOUT5 &  DOUT6;

-- Node name is '|LPM_ADD_SUB:298|addcore:adder|addcore:adder1|cout_node' from file "addcore.tdf" line 165, column 5
-- Equation name is '_LC047', type is buried 
_LC047   = LCELL( _EQ036 $  GND);
  _EQ036 =  DOUT0 &  DOUT1 &  DOUT2 &  DOUT3 &  DOUT4 &  DOUT5 &  DOUT6 & 
              DOUT7 &  DOUT8 &  DOUT9 &  DOUT10 &  DOUT11 &  DOUT12 &  DOUT13 & 
              DOUT14 &  DOUT15;

-- Node name is '|LPM_ADD_SUB:298|addcore:adder|addcore:adder1|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC043', type is buried 
_LC043   = LCELL( DOUT13 $  _EQ037);
  _EQ037 =  DOUT0 &  DOUT1 &  DOUT2 &  DOUT3 &  DOUT4 &  DOUT5 &  DOUT6 & 
              DOUT7 &  DOUT8 &  DOUT9 &  DOUT10 &  DOUT11 &  DOUT12;

-- Node name is '|LPM_ADD_SUB:298|addcore:adder|addcore:adder1|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC039', type is buried 
_LC039   = LCELL( DOUT14 $  _EQ038);
  _EQ038 =  DOUT0 &  DOUT1 &  DOUT2 &  DOUT3 &  DOUT4 &  DOUT5 &  DOUT6 & 
              DOUT7 &  DOUT8 &  DOUT9 &  DOUT10 &  DOUT11 &  DOUT12 &  DOUT13;

-- Node name is '|LPM_ADD_SUB:298|addcore:adder|addcore:adder1|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC034', type is buried 
_LC034   = LCELL( DOUT15 $  _EQ039);
  _EQ039 =  DOUT0 &  DOUT1 &  DOUT2 &  DOUT3 &  DOUT4 &  DOUT5 &  DOUT6 & 
              DOUT7 &  DOUT8 &  DOUT9 &  DOUT10 &  DOUT11 &  DOUT12 &  DOUT13 & 
              DOUT14;

-- Node name is '|LPM_ADD_SUB:298|addcore:adder|addcore:adder2|cout_node' from file "addcore.tdf" line 165, column 5
-- Equation name is '_LC050', type is buried 
_LC050   = LCELL( _EQ040 $  GND);
  _EQ040 =  DOUT8 &  DOUT9 &  DOUT10 &  DOUT11 &  DOUT12 &  DOUT13 &  DOUT14 & 
              DOUT15 &  DOUT16 &  DOUT17 &  DOUT18 &  DOUT19 &  DOUT20 & 
              DOUT21 &  DOUT22 &  DOUT23 &  _LC042;

-- Node name is '|LPM_ADD_SUB:298|addcore:adder|addcore:adder2|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC055', type is buried 
_LC055   = LCELL( DOUT21 $  _EQ041);
  _EQ041 =  DOUT8 &  DOUT9 &  DOUT10 &  DOUT11 &  DOUT12 &  DOUT13 &  DOUT14 & 
              DOUT15 &  DOUT16 &  DOUT17 &  DOUT18 &  DOUT19 &  DOUT20 & 
              _LC042;

-- Node name is '|LPM_ADD_SUB:298|addcore:adder|addcore:adder2|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC060', type is buried 
_LC060   = LCELL( DOUT22 $  _EQ042);
  _EQ042 =  DOUT8 &  DOUT9 &  DOUT10 &  DOUT11 &  DOUT12 &  DOUT13 &  DOUT14 & 
              DOUT15 &  DOUT16 &  DOUT17 &  DOUT18 &  DOUT19 &  DOUT20 & 
              DOUT21 &  _LC042;

-- Node name is '|LPM_ADD_SUB:298|addcore:adder|addcore:adder2|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC059', type is buried 
_LC059   = LCELL( DOUT23 $  _EQ043);
  _EQ043 =  DOUT8 &  DOUT9 &  DOUT10 &  DOUT11 &  DOUT12 &  DOUT13 &  DOUT14 & 
              DOUT15 &  DOUT16 &  DOUT17 &  DOUT18 &  DOUT19 &  DOUT20 & 
              DOUT21 &  DOUT22 &  _LC042;

-- Node name is '|LPM_ADD_SUB:298|addcore:adder|addcore:adder3|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC058', type is buried 
_LC058   = LCELL( DOUT29 $  _EQ044);
  _EQ044 =  DOUT16 &  DOUT17 &  DOUT18 &  DOUT19 &  DOUT20 &  DOUT21 & 
              DOUT22 &  DOUT23 &  DOUT24 &  DOUT25 &  DOUT26 &  DOUT27 & 
              DOUT28 &  _LC047;

-- Node name is '|LPM_ADD_SUB:298|addcore:adder|addcore:adder3|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC061', type is buried 
_LC061   = LCELL( DOUT30 $  _EQ045);
  _EQ045 =  DOUT16 &  DOUT17 &  DOUT18 &  DOUT19 &  DOUT20 &  DOUT21 & 
              DOUT22 &  DOUT23 &  DOUT24 &  DOUT25 &  DOUT26 &  DOUT27 & 
              DOUT28 &  DOUT29 &  _LC047;

-- Node name is '|LPM_ADD_SUB:298|addcore:adder|addcore:adder3|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC063', type is buried 
_LC063   = LCELL( DOUT31 $  _EQ046);
  _EQ046 =  DOUT16 &  DOUT17 &  DOUT18 &  DOUT19 &  DOUT20 &  DOUT21 & 
              DOUT22 &  DOUT23 &  DOUT24 &  DOUT25 &  DOUT26 &  DOUT27 & 
              DOUT28 &  DOUT29 &  DOUT30 &  _LC047;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                      d:\vhdl\work5 freqtest\counter32b.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,239K

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -