alu.rpt
来自「简单的CPU设计数字系统实验」· RPT 代码 · 共 891 行 · 第 1/5 页
RPT
891 行
Project Information e:\cpu_design\cpumodel\alu.rpt
MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/15/2007 21:36:29
Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
** DEVICE SUMMARY **
Chip/ Input Output Bidir Memory Memory LCs
POF Device Pins Pins Pins Bits % Utilized LCs % Utilized
alu EPF10K20TC144-3 19 9 0 0 0 % 229 19 %
User Pins: 19 9 0
Project Information e:\cpu_design\cpumodel\alu.rpt
** FILE HIERARCHY **
|lpm_or:1|
|lpm_and:2|
|lpm_mux:3|
|lpm_mux:3|altshift:external_latency_ffs|
|lpm_mux:3|muxlut:94|
|lpm_mux:3|muxlut:112|
|lpm_mux:3|muxlut:130|
|lpm_mux:3|muxlut:148|
|lpm_mux:3|muxlut:166|
|lpm_mux:3|muxlut:184|
|lpm_mux:3|muxlut:202|
|lpm_mux:3|muxlut:220|
|lpm_mux:49|
|lpm_mux:49|altshift:external_latency_ffs|
|lpm_mux:49|muxlut:77|
|lpm_mux:49|muxlut:92|
|lpm_mux:49|muxlut:107|
|lpm_mux:49|muxlut:122|
|lpm_mux:49|muxlut:137|
|lpm_mux:49|muxlut:152|
|lpm_mux:49|muxlut:167|
|lpm_mux:49|muxlut:182|
|lpm_mult:4|
|lpm_mult:4|multcore:mult_core|
|lpm_mult:4|multcore:mult_core|csa_add:padder|
|lpm_mult:4|multcore:mult_core|csa_add:padder|csa_cell:adder2|
|lpm_mult:4|multcore:mult_core|csa_add:padder|csa_cell:adder1|
|lpm_mult:4|multcore:mult_core|csa_add:padder|csa_cell:adder0|
|lpm_mult:4|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|
|lpm_mult:4|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder1|
|lpm_mult:4|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|
|lpm_mult:4|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|
|lpm_mult:4|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|
|lpm_mult:4|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|
|lpm_mult:4|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|
|lpm_mult:4|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|
|lpm_mult:4|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|
|lpm_mult:4|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|altshift:result_ext_latency_ffs|
|lpm_mult:4|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|altshift:carry_ext_latency_ffs|
|lpm_mult:4|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|altshift:oflow_ext_latency_ffs|
|lpm_mult:4|altshift:external_latency_ffs|
|lpm_add_sub:5|
|lpm_add_sub:5|addcore:adder|
|lpm_add_sub:5|altshift:result_ext_latency_ffs|
|lpm_add_sub:5|altshift:carry_ext_latency_ffs|
|lpm_add_sub:5|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:44|
|lpm_add_sub:44|addcore:adder|
|lpm_add_sub:44|altshift:result_ext_latency_ffs|
|lpm_add_sub:44|altshift:carry_ext_latency_ffs|
|lpm_add_sub:44|altshift:oflow_ext_latency_ffs|
|lpm_clshift:39|
|mux:52|
|mux:52|lpm_mux:31|
|mux:52|lpm_mux:31|altshift:external_latency_ffs|
|mux:52|lpm_mux:31|muxlut:42|
Device-Specific Information: e:\cpu_design\cpumodel\alu.rpt
alu
***** Logic for device 'alu' compiled without errors.
Device: EPF10K20TC144-3
FLEX 10K Configuration Scheme: Passive Serial
Device Options:
User-Supplied Start-Up Clock = OFF
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable Chip_Wide Reset = OFF
Enable Chip-Wide Output Enable = OFF
Enable INIT_DONE Output = OFF
JTAG User Code = 7f
MultiVolt I/O = OFF
R R R R R R R R R R R R R R R R R R R R R
E E E E E E E E E E E E E E E E E E E E E
S S S S S S S S S S S S G V S S S S S S S S S
E E E G E E E E V E E E E G E N C E E E E E V E E E E
R R R s a N R R R R C R R R R N R D a a a C R R R a a R R C R a R R a R
V V V e 0 D V V V V C V V V V D V I 0 0 1 I V V V 1 1 V V C V 0 V V 0 V
E E E l _ I E E E E I E E E E I E N _ _ _ N E E E _ _ E E I E _ E E _ E
D D D 2 0 O D D D D O D D D D O D T 4 5 5 T D D D 6 7 D D O D 3 D D 6 D
--------------------------------------------------------------------------_
/ 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110 |_
/ 143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109 |
#TCK | 1 108 | ^DATA0
^CONF_DONE | 2 107 | ^DCLK
^nCEO | 3 106 | ^nCE
#TDO | 4 105 | #TDI
VCCIO | 5 104 | GNDIO
VCCINT | 6 103 | GNDINT
RESERVED | 7 102 | RESERVED
RESERVED | 8 101 | RESERVED
RESERVED | 9 100 | RESERVED
RESERVED | 10 99 | RESERVED
RESERVED | 11 98 | RESERVED
RESERVED | 12 97 | RESERVED
RESERVED | 13 96 | RESERVED
RESERVED | 14 95 | RESERVED
GNDIO | 15 94 | VCCIO
GNDINT | 16 93 | VCCINT
RESERVED | 17 92 | RESERVED
RESERVED | 18 91 | RESERVED
result3 | 19 EPF10K20TC144-3 90 | RESERVED
RESERVED | 20 89 | RESERVED
result2 | 21 88 | a0_1
RESERVED | 22 87 | result7
result1 | 23 86 | RESERVED
VCCIO | 24 85 | GNDIO
VCCINT | 25 84 | GNDINT
result5 | 26 83 | result6
result0 | 27 82 | RESERVED
cout | 28 81 | RESERVED
result4 | 29 80 | RESERVED
RESERVED | 30 79 | RESERVED
RESERVED | 31 78 | RESERVED
RESERVED | 32 77 | ^MSEL0
RESERVED | 33 76 | ^MSEL1
#TMS | 34 75 | VCCINT
^nSTATUS | 35 74 | ^nCONFIG
sel0 | 36 73 | RESERVED
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?