📄 counter16_top.bld

📁 清华大学verilog hdl源码例子

💻 BLD

字号:

Release 6.2i - ngdbuild G.28Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.Command Line: ngdbuild -intstyle ise -dd
f:\trainsilicon\fpgaschool\testcade\fpga40xc200\basic1\examples\counter16\ise\co
unter16_top.v/_ngo -uc counter16_top.ucf -p xc2s200-pq208-6 counter16_top.ngc
counter16_top.ngd Reading NGO file
"f:/trainsilicon/fpgaschool/testcade/fpga40xc200/basic1/examples/counter16/ise/c
ounter16_top.v/counter16_top.ngc" ...Reading component libraries for design expansion...Annotating constraints to design from file "counter16_top.ucf" ...Checking timing specifications ...Checking expanded design ...NGDBUILD Design Results Summary:  Number of errors:     0  Number of warnings:   0Total memory usage is 38076 kilobytesWriting NGD file "counter16_top.ngd" ...Writing NGDBUILD log file "counter16_top.bld"...

⌨️ 快捷键说明

复制代码 Ctrl + C

搜索代码 Ctrl + F

全屏模式 F11

切换主题 Ctrl + Shift + D

显示快捷键 ?

增大字号 Ctrl + =

减小字号 Ctrl + -