fpga_40rs232.bld

来自「清华大学verilog hdl源码例子」· BLD 代码 · 共 27 行

BLD

27 行

Release 6.2i - ngdbuild G.28Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.Command Line: ngdbuild -intstyle ise -dd
f:\trainsilicon\fpgaschool\testcade\fpga40xc200\basic2\rs232\ise\rs23240x/_ngo
-uc fpga_40XRS232.ucf -p xc2s200-pq208-5 fpga_40RS232.ngc fpga_40RS232.ngd Reading NGO file
"f:/trainsilicon/fpgaschool/testcade/fpga40xc200/basic2/rs232/ise/rs23240x/fpga_
40RS232.ngc" ...Reading component libraries for design expansion...Annotating constraints to design from file "fpga_40XRS232.ucf" ...Checking timing specifications ...Checking expanded design ...NGDBUILD Design Results Summary:  Number of errors:     0  Number of warnings:   0Total memory usage is 38076 kilobytesWriting NGD file "fpga_40RS232.ngd" ...Writing NGDBUILD log file "fpga_40RS232.bld"...

fpga_40rs232.bld - 源码说明

本页面展示了「清华大学verilog hdl源码例子」中的 fpga_40rs232.bld 源码文件，采用 BLD 编程语言编写，共 27 行代码。您可以在线阅读完整代码内容，也可以返回资源详情页下载完整源码包进行本地学习和开发。

虫虫下载站收录了大量与verilog相关的技术资源，包括源代码、技术文档、电路图等，是电子工程师和嵌入式开发者的专业学习平台。

⌨️ 快捷键说明

复制代码Ctrl + C

搜索代码Ctrl + F

全屏模式F11

增大字号Ctrl + =

减小字号Ctrl + -

显示快捷键?