📄 transcript

📁 使用ModelSim对Altera设计进行功能仿真对于没有使用到Altera的MegaWizard或LPM的设计而言
💻
📖 第 1 页 / 共 5 页
字号:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(431): Instantiation of 'stratix_lcell' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(469): Instantiation of 'stratix_lcell' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(509): Instantiation of 'stratix_lcell' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(549): Instantiation of 'stratix_lcell' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(587): Instantiation of 'stratix_lcell' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(625): Instantiation of 'stratix_lcell' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(661): Instantiation of 'stratix_lcell' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(690): Instantiation of 'stratix_io' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(727): Instantiation of 'stratix_io' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(764): Instantiation of 'stratix_io' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(801): Instantiation of 'stratix_io' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(838): Instantiation of 'stratix_io' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(875): Instantiation of 'stratix_io' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(912): Instantiation of 'stratix_io' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(956): Instantiation of 'stratix_lcell' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(985): Instantiation of 'stratix_io' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(1022): Instantiation of 'stratix_io' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(1059): Instantiation of 'stratix_io' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(1096): Instantiation of 'stratix_io' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(1133): Instantiation of 'stratix_io' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(1170): Instantiation of 'stratix_io' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(1207): Instantiation of 'stratix_io' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
#             work
# ** Error: (vsim-3033) D:/prj_D/modelsim_demo/timing_sim/pll_ram.vo(1246): Instantiation of 'stratix_ram_block' failed. The design unit was not found.
#         Region: /pll_ram_tb/pll_ram_u1
#         Searched libraries:
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altera_mf
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/hcstratix
#             C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/altgxb
⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -