fen_pin_10_1.tan.summary

来自「利用verilog语言」· SUMMARY 代码 · 共 37 行

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 9.188 ns
From           : counter11:inst5|out11
To             : out
From Clock     : in_28
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'in_28'
Slack          : N/A
Required Time  : None
Actual Time    : 262.26 MHz ( period = 3.813 ns )
From           : enable:inst3|counter101[6]
To             : counter11:inst5|cout11[0]
From Clock     : in_28
To Clock       : in_28
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------