entries

AC97芯片的verilog实现

/ac97_cra.v/1.3/Thu Sep 19 06:30:56 2002//
/ac97_defines.v/1.5/Thu Sep 19 06:30:56 2002//
/ac97_dma_if.v/1.4/Thu Sep 19 06:30:56 2002//
/ac97_dma_req.v/1.3/Thu Sep 19 06:30:56 2002//
/ac97_fifo_ctrl.v/1.3/Thu Sep 19 06:30:56 2002//
/ac97_in_fifo.v/1.5/Thu Nov 14 17:10:12 2002//
/ac97_int.v/1.3/Thu Sep 19 06:30:56 2002//
/ac97_out_fifo.v/1.4/Thu Sep 19 06:30:56 2002//
/ac97_prc.v/1.4/Thu Sep 19 06:30:56 2002//
/ac97_rf.v/1.4/Thu Sep 19 06:30:56 2002//
/ac97_rst.v/1.1/Fri Aug  3 06:54:50 2001//
/ac97_sin.v/1.2/Thu Sep 19 06:30:56 2002//
/ac97_soc.v/1.3/Thu Sep 19 06:30:56 2002//
/ac97_sout.v/1.2/Thu Sep 19 06:30:56 2002//
/ac97_top.v/1.4/Thu Sep 19 06:30:56 2002//
/ac97_wb_if.v/1.4/Thu Sep 19 06:30:56 2002//
D