📄 top.map.rpt
字号:
Analysis & Synthesis report for top
Thu Nov 17 10:07:30 2005
Version 5.0 Build 148 04/26/2005 SJ Full Version
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Analysis & Synthesis Summary
3. Analysis & Synthesis Settings
4. Analysis & Synthesis Source Files Read
5. Analysis & Synthesis Resource Usage Summary
6. Analysis & Synthesis Resource Utilization by Entity
7. General Register Statistics
8. Inverted Register Statistics
9. Parameter Settings for User Entity Instance: sysclk_250k:u23
10. Parameter Settings for User Entity Instance: sysclk:u0
11. Analysis & Synthesis Equations
12. Analysis & Synthesis Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
+------------------------------------------------------------------------+
; Analysis & Synthesis Summary ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Nov 17 10:07:30 2005 ;
; Quartus II Version ; 5.0 Build 148 04/26/2005 SJ Full Version ;
; Revision Name ; top ;
; Top-level Entity Name ; top ;
; Family ; APEX20KE ;
; Total logic elements ; 492 ;
; Total pins ; 9 ;
; Total virtual pins ; 0 ;
; Total memory bits ; 0 ;
; Total PLLs ; 0 ;
+-----------------------------+------------------------------------------+
+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+
; Option ; Setting ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+
; Device ; EP20K200EFC484-2X ; ;
; Top-level entity name ; top ; top ;
; Family name ; APEX20KE ; Stratix ;
; Use smart compilation ; Off ; Off ;
; Create Debugging Nodes for IP Cores ; off ; off ;
; Preserve fewer node names ; On ; On ;
; Disable OpenCore Plus hardware evaluation ; Off ; Off ;
; Verilog Version ; Verilog_2001 ; Verilog_2001 ;
; VHDL Version ; VHDL93 ; VHDL93 ;
; State Machine Processing ; Auto ; Auto ;
; Extract Verilog State Machines ; On ; On ;
; Extract VHDL State Machines ; On ; On ;
; Add Pass-Through Logic to Inferred RAMs ; On ; On ;
; NOT Gate Push-Back ; On ; On ;
; Power-Up Don't Care ; On ; On ;
; Remove Redundant Logic Cells ; Off ; Off ;
; Remove Duplicate Registers ; On ; On ;
; Ignore CARRY Buffers ; Off ; Off ;
; Ignore CASCADE Buffers ; Off ; Off ;
; Ignore GLOBAL Buffers ; Off ; Off ;
; Ignore ROW GLOBAL Buffers ; Off ; Off ;
; Ignore LCELL Buffers ; Off ; Off ;
; Ignore SOFT Buffers ; On ; On ;
; Limit AHDL Integers to 32 Bits ; Off ; Off ;
; Auto Implement in ROM ; Off ; Off ;
; Technology Mapper -- APEX 20K/APEX 20KE/APEX 20KC/APEX II/ARM-based Excalibur ; LUT ; LUT ;
; Optimization Technique -- APEX 20K/APEX 20KE/APEX 20KC/APEX II/ARM-based Excalibur ; Balanced ; Balanced ;
; Allow XOR Gate Usage ; On ; On ;
; Carry Chain Length ; 48 ; 48 ;
; Cascade Chain Length ; 2 ; 2 ;
; Parallel Expander Chain Length -- APEX 20K/APEX 20KE/APEX 20KC/APEX II/ARM-based Excalibur ; 16 ; 16 ;
; Auto Carry Chains ; On ; On ;
; Auto Parallel Expanders ; On ; On ;
; Auto Open-Drain Pins ; On ; On ;
; Remove Duplicate Logic ; On ; On ;
; Perform WYSIWYG Primitive Resynthesis ; Off ; Off ;
; Perform gate-level register retiming ; Off ; Off ;
; Allow register retiming to trade off Tsu/Tco with Fmax ; On ; On ;
; Auto ROM Replacement ; On ; On ;
; Auto RAM Replacement ; On ; On ;
; Auto Shift Register Replacement ; On ; On ;
; Auto Clock Enable Replacement ; On ; On ;
; Auto Resource Sharing ; Off ; Off ;
; Allow Any RAM Size For Recognition ; Off ; Off ;
; Allow Any ROM Size For Recognition ; Off ; Off ;
; Allow Any Shift Register Size For Recognition ; Off ; Off ;
; Ignore translate_off and translate_on Synthesis Directives ; Off ; Off ;
; Show Parameter Settings Tables in Synthesis Report ; On ; On ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+
+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------+
; medium_clk.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/medium_clk.v ;
; sysclk_250k.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/sysclk_250k.v ;
; top.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/top.v ;
; bright_clk.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/bright_clk.v ;
; clk_select.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/clk_select.v ;
; d.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/d.v ;
; dark_clk.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/dark_clk.v ;
; model1.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/model1.v ;
; model1_top.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/model1_top.v ;
; model7.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/model7.v ;
; model8.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/model8.v ;
; qudou.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/qudou.v ;
; rs.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/rs.v ;
; TG.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/TG.v ;
; sysclk.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/sysclk.v ;
; huayang.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/huayang.v ;
; model2.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/model2.v ;
; model3.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/model3.v ;
; model4.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/model4.v ;
; model5.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/model5.v ;
; model6.v ; yes ; User Verilog HDL File ; D:/colorlight/light_success/simple8/model6.v ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------+
+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+-----------------------------------+---------+
; Resource ; Usage ;
+-----------------------------------+---------+
; Total logic elements ; 492 ;
; Total combinational functions ; 458 ;
; -- Total 4-input functions ; 254 ;
; -- Total 3-input functions ; 46 ;
; -- Total 2-input functions ; 71 ;
; -- Total 1-input functions ; 87 ;
; -- Total 0-input functions ; 0 ;
; Combinational cells for routing ; 0 ;
; Total registers ; 192 ;
; Total logic cells in carry chains ; 89 ;
; I/O pins ; 9 ;
; Maximum fan-out node ; reset ;
; Maximum fan-out ; 189 ;
; Total fan-out ; 1905 ;
; Average fan-out ; 3.80 ;
+-----------------------------------+---------+
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity ;
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -