top.map.eqn

一个圣诞彩灯控制芯片的vrilog源代码

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--E1_clk_dark is dark_clk:u7|clk_dark
--operation mode is normal

E1_clk_dark_lut_out = E1_i[3] & E1L21 & (E1_i[2] $ !E1_i[4]);
E1_clk_dark = DFFE(E1_clk_dark_lut_out, B1_flag2[0], reset, , );


--Q1_l1[1] is TG:u17|l1[1]
--operation mode is normal

Q1_l1[1]_lut_out = !Q1L72;
Q1_l1[1] = DFFE(Q1_l1[1]_lut_out, B1_flag2[0], reset, , );


--C1_clk_bright is bright_clk:u1|clk_bright
--operation mode is normal

C1_clk_bright_lut_out = C1L01 & C1_i[3] & (!C1_i[5]);
C1_clk_bright = DFFE(C1_clk_bright_lut_out, B1_flag2[0], reset, , );


--R1L1 is huayang:u18|lout~97
--operation mode is normal

R1L1 = Q1_l1[1] & (!C1_clk_bright) # !Q1_l1[1] & E1_clk_dark;


--D1_clk_medium is medium_clk:u6|clk_medium
--operation mode is normal

D1_clk_medium_lut_out = D1_i[3] & D1L01 # !D1_i[3] & (D1L11 & D1_i[4]);
D1_clk_medium = DFFE(D1_clk_medium_lut_out, B1_flag2[0], reset, , );


--Q1_l1[0] is TG:u17|l1[0]
--operation mode is normal

Q1_l1[0]_lut_out = !Q1L82;
Q1_l1[0] = DFFE(Q1_l1[0]_lut_out, B1_flag2[0], reset, , );


--R1L2 is huayang:u18|lout~98
--operation mode is normal

R1L2 = Q1_l1[0] & R1L1 # !Q1_l1[0] & (Q1_l1[1] & D1_clk_medium);


--Q1_l2[1] is TG:u17|l2[1]
--operation mode is normal

Q1_l2[1]_lut_out = !Q1L92;
Q1_l2[1] = DFFE(Q1_l2[1]_lut_out, B1_flag2[0], reset, , );


--R2L1 is huayang:u19|lout~97
--operation mode is normal

R2L1 = Q1_l2[1] & (!C1_clk_bright) # !Q1_l2[1] & E1_clk_dark;


--Q1_l2[0] is TG:u17|l2[0]
--operation mode is normal

Q1_l2[0]_lut_out = !Q1L03;
Q1_l2[0] = DFFE(Q1_l2[0]_lut_out, B1_flag2[0], reset, , );


--R2L2 is huayang:u19|lout~98
--operation mode is normal

R2L2 = Q1_l2[0] & R2L1 # !Q1_l2[0] & (D1_clk_medium & Q1_l2[1]);


--Q1_l3[1] is TG:u17|l3[1]
--operation mode is normal

Q1_l3[1]_lut_out = !Q1L13;
Q1_l3[1] = DFFE(Q1_l3[1]_lut_out, B1_flag2[0], reset, , );


--R3L1 is huayang:u20|lout~97
--operation mode is normal

R3L1 = Q1_l3[1] & (!C1_clk_bright) # !Q1_l3[1] & E1_clk_dark;


--Q1_l3[0] is TG:u17|l3[0]
--operation mode is normal

Q1_l3[0]_lut_out = !Q1L23;
Q1_l3[0] = DFFE(Q1_l3[0]_lut_out, B1_flag2[0], reset, , );


--R3L2 is huayang:u20|lout~98
--operation mode is normal

R3L2 = Q1_l3[0] & R3L1 # !Q1_l3[0] & (D1_clk_medium & Q1_l3[1]);


--Q1_l4[1] is TG:u17|l4[1]
--operation mode is normal

Q1_l4[1]_lut_out = !Q1L33;
Q1_l4[1] = DFFE(Q1_l4[1]_lut_out, B1_flag2[0], reset, , );


--R4L1 is huayang:u21|lout~97
--operation mode is normal

R4L1 = Q1_l4[1] & (!C1_clk_bright) # !Q1_l4[1] & E1_clk_dark;


--Q1_l4[0] is TG:u17|l4[0]
--operation mode is normal

Q1_l4[0]_lut_out = !Q1L43;
Q1_l4[0] = DFFE(Q1_l4[0]_lut_out, B1_flag2[0], reset, , );


--R4L2 is huayang:u21|lout~98
--operation mode is normal

R4L2 = Q1_l4[0] & R4L1 # !Q1_l4[0] & (D1_clk_medium & Q1_l4[1]);


--E1_i[3] is dark_clk:u7|i[3]
--operation mode is normal

E1_i[3]_lut_out = E1L1 & (E1L12 # E1_i[3] # E1_i[4]);
E1_i[3] = DFFE(E1_i[3]_lut_out, B1_flag2[0], reset, , );


--E1_i[1] is dark_clk:u7|i[1]
--operation mode is normal

E1_i[1]_lut_out = E1L3;
E1_i[1] = DFFE(E1_i[1]_lut_out, B1_flag2[0], reset, , );


--E1_i[5] is dark_clk:u7|i[5]
--operation mode is normal

E1_i[5]_lut_out = E1L5 & (E1L12 # E1_i[3] # E1_i[4]);
E1_i[5] = DFFE(E1_i[5]_lut_out, B1_flag2[0], reset, , );


--E1L21 is dark_clk:u7|always0~41
--operation mode is normal

E1L21 = E1_i[1] & (!E1_i[5]);


--E1_i[2] is dark_clk:u7|i[2]
--operation mode is normal

E1_i[2]_lut_out = E1L6;
E1_i[2] = DFFE(E1_i[2]_lut_out, B1_flag2[0], reset, , );


--E1_i[4] is dark_clk:u7|i[4]
--operation mode is normal

E1_i[4]_lut_out = E1L8;
E1_i[4] = DFFE(E1_i[4]_lut_out, B1_flag2[0], reset, , );


--B1_flag2[0] is sysclk:u0|flag2[0]
--operation mode is normal

B1_flag2[0]_lut_out = B1L1;
B1_flag2[0] = DFFE(B1_flag2[0]_lut_out, T1_clk_250k, reset, , B1L55);


--C1_i[1] is bright_clk:u1|i[1]
--operation mode is normal

C1_i[1]_lut_out = C1L1;
C1_i[1] = DFFE(C1_i[1]_lut_out, B1_flag2[0], reset, , );


--C1_i[2] is bright_clk:u1|i[2]
--operation mode is normal

C1_i[2]_lut_out = C1L3;
C1_i[2] = DFFE(C1_i[2]_lut_out, B1_flag2[0], reset, , );


--C1_i[4] is bright_clk:u1|i[4]
--operation mode is normal

C1_i[4]_lut_out = C1L5;
C1_i[4] = DFFE(C1_i[4]_lut_out, B1_flag2[0], reset, , );


--E1_i[0] is dark_clk:u7|i[0]
--operation mode is normal

E1_i[0]_lut_out = E1L01;
E1_i[0] = DFFE(E1_i[0]_lut_out, B1_flag2[0], reset, , );


--C1L01 is bright_clk:u1|always0~142
--operation mode is normal

C1L01 = C1_i[2] & !E1_i[0] & (C1_i[1] $ !C1_i[4]) # !C1_i[2] & C1_i[1] & !C1_i[4];


--C1_i[3] is bright_clk:u1|i[3]
--operation mode is normal

C1_i[3]_lut_out = C1L7 & (C1L81 # C1_i[3] # !C1_i[2]);
C1_i[3] = DFFE(C1_i[3]_lut_out, B1_flag2[0], reset, , );


--C1_i[5] is bright_clk:u1|i[5]
--operation mode is normal

C1_i[5]_lut_out = C1L9 & (C1L81 # C1_i[3] # !C1_i[2]);
C1_i[5] = DFFE(C1_i[5]_lut_out, B1_flag2[0], reset, , );


--D1_i[4] is medium_clk:u6|i[4]
--operation mode is normal

D1_i[4]_lut_out = D1L1;
D1_i[4] = DFFE(D1_i[4]_lut_out, B1_flag2[0], reset, , );


--D1_i[5] is medium_clk:u6|i[5]
--operation mode is normal

D1_i[5]_lut_out = D1L3 & (D1L71 # D1_i[4] # D1_i[3]);
D1_i[5] = DFFE(D1_i[5]_lut_out, B1_flag2[0], reset, , );


--D1L01 is medium_clk:u6|always0~283
--operation mode is normal

D1L01 = !D1_i[5] & (E1_i[1] & (E1_i[2] # !D1_i[4]) # !E1_i[1] & E1_i[2] & !D1_i[4]);


--D1L11 is medium_clk:u6|always0~284
--operation mode is normal

D1L11 = !E1_i[2] & !D1_i[5] & (!E1_i[0] # !E1_i[1]);


--D1_i[3] is medium_clk:u6|i[3]
--operation mode is normal

D1_i[3]_lut_out = D1L4 & (D1L71 # D1_i[4] # D1_i[3]);
D1_i[3] = DFFE(D1_i[3]_lut_out, B1_flag2[0], reset, , );


--E1L1 is dark_clk:u7|add~85
--operation mode is arithmetic

E1L1 = E1_i[3] $ (E1L7);

--E1L2 is dark_clk:u7|add~87
--operation mode is arithmetic

E1L2 = CARRY(!E1L7 # !E1_i[3]);


--E1L12 is dark_clk:u7|reduce_nor~18
--operation mode is normal

E1L12 = !E1_i[2] # !E1_i[1] # !E1_i[0] # !E1_i[5];


--E1L3 is dark_clk:u7|add~89
--operation mode is arithmetic

E1L3 = E1_i[1] $ (E1L11);

--E1L4 is dark_clk:u7|add~91
--operation mode is arithmetic

E1L4 = CARRY(!E1L11 # !E1_i[1]);


--E1L5 is dark_clk:u7|add~93
--operation mode is normal

E1L5 = E1_i[5] $ (E1L9);


--E1L6 is dark_clk:u7|add~97
--operation mode is arithmetic

E1L6 = E1_i[2] $ (!E1L4);

--E1L7 is dark_clk:u7|add~99
--operation mode is arithmetic

E1L7 = CARRY(E1_i[2] & (!E1L4));


--E1L8 is dark_clk:u7|add~101
--operation mode is arithmetic

E1L8 = E1_i[4] $ (!E1L2);

--E1L9 is dark_clk:u7|add~103
--operation mode is arithmetic

E1L9 = CARRY(E1_i[4] & (!E1L2));


--B1L1 is sysclk:u0|add~237
--operation mode is arithmetic

B1L1 = !B1_flag2[0];

--B1L2 is sysclk:u0|add~239
--operation mode is arithmetic

B1L2 = CARRY(B1_flag2[0]);


--T1_clk_250k is sysclk_250k:u23|clk_250k
--operation mode is normal

T1_clk_250k_lut_out = !T1_clk_250k;
T1_clk_250k = DFFE(T1_clk_250k_lut_out, S1L1, reset, , T1L71);


--C1L1 is bright_clk:u1|add~81
--operation mode is arithmetic

C1L1 = E1_i[0] $ C1_i[1];

--C1L2 is bright_clk:u1|add~83
--operation mode is arithmetic

C1L2 = CARRY(E1_i[0] & C1_i[1]);


--C1L3 is bright_clk:u1|add~85
--operation mode is arithmetic

C1L3 = C1_i[2] $ (C1L2);

--C1L4 is bright_clk:u1|add~87
--operation mode is arithmetic

C1L4 = CARRY(!C1L2 # !C1_i[2]);


--C1L5 is bright_clk:u1|add~89
--operation mode is arithmetic

C1L5 = C1_i[4] $ (C1L8);

--C1L6 is bright_clk:u1|add~91
--operation mode is arithmetic

C1L6 = CARRY(!C1L8 # !C1_i[4]);


--E1L01 is dark_clk:u7|add~105
--operation mode is arithmetic

E1L01 = !E1_i[0];

--E1L11 is dark_clk:u7|add~107
--operation mode is arithmetic

E1L11 = CARRY(E1_i[0]);


--C1L7 is bright_clk:u1|add~93
--operation mode is arithmetic

C1L7 = C1_i[3] $ (!C1L4);

--C1L8 is bright_clk:u1|add~95
--operation mode is arithmetic

C1L8 = CARRY(C1_i[3] & (!C1L4));


--C1L81 is bright_clk:u1|reduce_nor~23
--operation mode is normal

C1L81 = C1_i[4] # !C1_i[5] # !E1_i[0] # !C1_i[1];


--C1L9 is bright_clk:u1|add~97
--operation mode is normal

C1L9 = C1_i[5] $ (!C1L6);


--D1L1 is medium_clk:u6|add~81
--operation mode is arithmetic

D1L1 = D1_i[4] $ (D1L5);

--D1L2 is medium_clk:u6|add~83
--operation mode is arithmetic

D1L2 = CARRY(!D1L5 # !D1_i[4]);


--D1L3 is medium_clk:u6|add~85
--operation mode is normal

D1L3 = D1_i[5] $ (!D1L2);


--D1L71 is medium_clk:u6|reduce_nor~16
--operation mode is normal

D1L71 = !E1_i[2] # !E1_i[1] # !E1_i[0] # !D1_i[5];


--D1L4 is medium_clk:u6|add~89
--operation mode is arithmetic

D1L4 = D1_i[3] $ (!D1L7);

--D1L5 is medium_clk:u6|add~91
--operation mode is arithmetic

D1L5 = CARRY(D1_i[3] & (!D1L7));


--S1L1 is clk_select:u22|clk~8
--operation mode is normal

S1L1 = test & osc # !test & (zc);


--T1_flag1[3] is sysclk_250k:u23|flag1[3]
--operation mode is normal

T1_flag1[3]_lut_out = T1L1;
T1_flag1[3] = DFFE(T1_flag1[3]_lut_out, S1L1, reset, , );


--T1_flag1[2] is sysclk_250k:u23|flag1[2]
--operation mode is normal

T1_flag1[2]_lut_out = T1L3;
T1_flag1[2] = DFFE(T1_flag1[2]_lut_out, S1L1, reset, , );


--T1_flag1[1] is sysclk_250k:u23|flag1[1]
--operation mode is normal

T1_flag1[1]_lut_out = !T1L71 & T1L5;
T1_flag1[1] = DFFE(T1_flag1[1]_lut_out, S1L1, reset, , );


--T1_flag1[0] is sysclk_250k:u23|flag1[0]
--operation mode is normal

T1_flag1[0]_lut_out = T1L7;
T1_flag1[0] = DFFE(T1_flag1[0]_lut_out, S1L1, reset, , );


--T1L81 is sysclk_250k:u23|reduce_nor~23
--operation mode is normal

T1L81 = T1_flag1[1] # !T1_flag1[0];


--T1_flag1[4] is sysclk_250k:u23|flag1[4]
--operation mode is normal

T1_flag1[4]_lut_out = !T1L71 & T1L9;
T1_flag1[4] = DFFE(T1_flag1[4]_lut_out, S1L1, reset, , );


--T1L71 is sysclk_250k:u23|reduce_nor~0
--operation mode is normal

T1L71 = !T1_flag1[3] & !T1_flag1[2] & !T1L81 & T1_flag1[4];


--Q1_ein[7] is TG:u17|ein[7]
--operation mode is normal

Q1_ein[7]_lut_out = Q1_flag[1] & Q1L38 & Q1_flag[0] & Q1_flag[2];
Q1_ein[7] = DFFE(Q1_ein[7]_lut_out, B1_flag2[0], reset, , );


--Q1_ein[6] is TG:u17|ein[6]
--operation mode is normal

Q1_ein[6]_lut_out = Q1_flag[1] & Q1_flag[2] & Q1L38 & !Q1_flag[0];
Q1_ein[6] = DFFE(Q1_ein[6]_lut_out, B1_flag2[0], reset, , );


--Q1_ein[5] is TG:u17|ein[5]
--operation mode is normal

Q1_ein[5]_lut_out = Q1L38 & Q1_flag[0] & Q1_flag[2] & !Q1_flag[1];
Q1_ein[5] = DFFE(Q1_ein[5]_lut_out, B1_flag2[0], reset, , );


--Q1_ein[4] is TG:u17|ein[4]
--operation mode is normal

Q1_ein[4]_lut_out = Q1_flag[2] & Q1L38 & !Q1_flag[1] & !Q1_flag[0];
Q1_ein[4] = DFFE(Q1_ein[4]_lut_out, B1_flag2[0], reset, , );


--Q1L77 is TG:u17|reduce_nor~678
--operation mode is normal

Q1L77 = !Q1_ein[7] & !Q1_ein[6] & !Q1_ein[5] & !Q1_ein[4];


--Q1_ein[1] is TG:u17|ein[1]
--operation mode is normal

Q1_ein[1]_lut_out = Q1L38 & Q1_flag[0] & !Q1_flag[1] & !Q1_flag[2];
Q1_ein[1] = DFFE(Q1_ein[1]_lut_out, B1_flag2[0], reset, , );


--Q1L87 is TG:u17|reduce_nor~679
--operation mode is normal

Q1L87 = Q1L77 & (!Q1_ein[1]);


--Q1_ein[0] is TG:u17|ein[0]
--operation mode is normal

Q1_ein[0]_lut_out = Q1L38 & (Q1_flag[0] # Q1_flag[1] # Q1_flag[2]);
Q1_ein[0] = DFFE(Q1_ein[0]_lut_out, B1_flag2[0], reset, , );


--Q1_ein[3] is TG:u17|ein[3]
--operation mode is normal

Q1_ein[3]_lut_out = Q1L38 & Q1_flag[0] & Q1_flag[1] & !Q1_flag[2];
Q1_ein[3] = DFFE(Q1_ein[3]_lut_out, B1_flag2[0], reset, , );


--Q1_ein[2] is TG:u17|ein[2]
--operation mode is normal

Q1_ein[2]_lut_out = Q1_flag[1] & Q1L38 & !Q1_flag[2] & !Q1_flag[0];
Q1_ein[2] = DFFE(Q1_ein[2]_lut_out, B1_flag2[0], reset, , );


--Q1L17 is TG:u17|reduce_nor~1
--operation mode is normal

Q1L17 = Q1L87 & !Q1_ein[0] & !Q1_ein[3] & !Q1_ein[2];


--U1_l1[1] is model1_top:u8|model1:u6|l1[1]
--operation mode is normal

U1_l1[1]_lut_out = U1L13 # U1_l1[1] & U1L12 # !U1L72;
U1_l1[1] = DFFE(U1_l1[1]_lut_out, B1_flag2[0], reset, , );


--Q1L97 is TG:u17|reduce_nor~680
--operation mode is normal

Q1L97 = Q1_ein[0] & (!Q1_ein[2]);


--Q1L47 is TG:u17|reduce_nor~4