fifo89.par

在ISE环境下用VHDL写的8*9FIFO

Release 9.1.03i par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

MS-B60A600DE66B::  Sat Dec 08 16:33:30 2007

par -w -intstyle ise -ol std -t 1 fifo89_map.ncd fifo89.ncd fifo89.pcf 


Constraints file: fifo89.pcf.
Loading device for application Rf_Device from file '2s15.nph' in environment G:\Xilinx91i.
   "fifo89" is an NCD, version 3.1, device xc2s15, package cs144, speed -6

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. The PAR timing summary will list the performance achieved for each clock. Note: For
   the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high". For a
   balance between the fastest runtime and best performance, set the effort level to "med".

Device speed data version:  "PRODUCTION 1.27 2006-10-19".


Device Utilization Summary:

   Number of GCLKs                           1 out of 4      25%
   Number of External GCLKIOBs               1 out of 4      25%
      Number of LOCed GCLKIOBs               0 out of 1       0%

   Number of External IOBs                  25 out of 86     29%
      Number of LOCed IOBs                   0 out of 25      0%

   Number of SLICEs                         61 out of 192    31%


Overall effort level (-ol):   Standard 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98980a) REAL time: 1 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.23
Phase 4.23 (Checksum:26259fc) REAL time: 1 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.8
....
...
...
....
.
Phase 7.8 (Checksum:9b0ae2) REAL time: 1 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 1 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 1 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 1 secs 

REAL time consumed by placer: 1 secs 
CPU  time consumed by placer: 1 secs 
Writing design to file fifo89.ncd


Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 424 unrouted;       REAL time: 2 secs 

Phase 2: 376 unrouted;       REAL time: 2 secs 

Phase 3: 77 unrouted;       REAL time: 2 secs 

Phase 4: 77 unrouted; (0)      REAL time: 2 secs 

Phase 5: 78 unrouted; (0)      REAL time: 2 secs 

Phase 6: 0 unrouted; (429)      REAL time: 3 secs 

Phase 7: 0 unrouted; (429)      REAL time: 3 secs 

Phase 8: 0 unrouted; (429)      REAL time: 3 secs 

Updating file: fifo89.ncd with current fully routed design.

Phase 9: 0 unrouted; (429)      REAL time: 3 secs 

Phase 10: 0 unrouted; (211)      REAL time: 3 secs 

Phase 11: 0 unrouted; (211)      REAL time: 4 secs 

Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 3 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF1| No   |   48 |  0.106     |  0.411      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.


   The Delay Summary Report


The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0

   The AVERAGE CONNECTION DELAY for this design is:        1.243
   The MAXIMUM PIN DELAY IS:                               3.358
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:   2.108

   Listing Pin Delays by value: (nsec)

    d < 1.00   < d < 2.00  < d < 3.00  < d < 4.00  < d < 5.00  d >= 5.00
   ---------   ---------   ---------   ---------   ---------   ---------
         158         216          47           3           0           0

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net clk | SETUP   |         N/A|     5.412ns|     N/A|           0
  _BUFGP                                    | HOLD    |     2.488ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  103 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file fifo89.ncd



PAR done!