⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 dram_waveforms.html

📁 数字示波器的FPGA实现 VHDL编写 Quartus7.1测试通过
💻 HTML
字号:
<html>
<head>
<title>Sample Waveforms for dram.vhd </title>
</head>
<body>
<h2><CENTER>Sample behavioral waveforms for design file dram.vhd </CENTER></h2>
<P>The following waveforms show the behavior of altsyncram megafunction for the chosen set of parameters in design dram.vhd . For the purpose of this simulation, the contents of the memory at the start of the sample waveforms is assumed to be ( 0, 1, 0, 0, 0, ...). The design dram.vhd has one read port and one write port. The read port has 2048 words of 8 bits each and the write port has 2048 words of 8 bits each. 
The ram block type of the design is M4K . The output of the read port is unregistered. </P>
<CENTER><img src=dram_wave0.jpg> </CENTER>
<P><CENTER><FONT size=2>Fig. 1 : Wave showing read operation. </CENTER></P>
<P><FONT size=3>The above waveform shows the behavior of the design under normal read conditions. The read happens at the rising edge of the enabled clock cycle. The output from the RAM is undefined until after the first rising edge of the read clock. </P>
<CENTER><img src=dram_wave1.jpg> </CENTER>
<P><CENTER><FONT size=2>Fig. 2 : Waveform showing write operation </CENTER></P>
<P><FONT size=3>The above waveform shows the behavior of the design under normal write conditions. The write cycle is assumed to be from the rising edge of the enabled clock in which wren is high till the rising edge of the next clock cycle. In DUAL_PORT mode, when the write happens at the same address as the one being read in the other port, the read output is unknown. Actual write into the RAM happens at the falling edge of the write clock. </P>
<P></P>
</body>
</html>

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -