c.v

多发法定阿凡阿道夫埃罚罚 埃担罚大多发叮罚罚多发

module if_test;
wire a;
reg b;
wire clock;
always@(posedge clock)
begin
  if(clock)
    b = a;
  else if(a) 
    b = 1;
  else
    b = 1'bz;
  if(a) b = 1;
end
endmodule