c.v

多发法定阿凡阿道夫埃罚罚 埃担罚大多发叮罚罚多发

module stmt_test;
wire a;
reg b;
initial b = a;
always @(posedge a)
if(a)
b = a;
endmodule