c.v

多发法定阿凡阿道夫埃罚罚 埃担罚大多发叮罚罚多发

module for_test;
wire a;
reg b;
reg loop;
initial 
  begin
    for(loop = 1; loop < 5; loop=loop+1)
       b = a+loop;
  end
endmodule