c.v

来自「多发法定阿凡阿道夫埃罚罚 埃担罚大多发叮罚罚多发」· Verilog 代码 · 共 12 行

// user defined primitive: combinational primitive
primitive carry(carryOut,carryIn,aIn,bIn);
    output carryOut;
    input  carryIn,
           aIn,bIn;
    
    table
  // carryIn  aIn  bIn    carryOut
       1       1   1   :    1;
    endtable 
endprimitive