c.v

来自「多发法定阿凡阿道夫埃罚罚 埃担罚大多发叮罚罚多发」· Verilog 代码 · 共 20 行

module block_test;
wire clock;
reg a;
always @(posedge clock)
begin
begin 
a = 1;
end 
fork
a = 2;
join
begin:s1
a = 3;
end
fork:s2
a = 4;
join
end
endmodule