timer.rpt
来自「利用一块芯片完成除时钟源、按键、扬声器和显示器（数码管）之外的所有数字电路功能。」· RPT 代码 · 共 1,270 行 · 第 1/5 页
RPT
1,270 行
sel0 | 27 59 | RESERVED
sel1 | 28 58 | RESERVED
sel2 | 29 57 | #TMS
sel3 | 30 56 | #TRST
^MSEL0 | 31 55 | ^nSTATUS
^MSEL1 | 32 54 | RESERVED
|_ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 _|
------------------------------------------------------------------
V ^ s s s s R V G G G G V G R R R R R R R
C n e e e e E C N N N N C N E E E E E E E
C C l l l l S C D D D D C D S S S S S S S
I O 4 5 6 7 E I I I I I I I E E E E E E E
N N R N N N N N N N R R R R R R R
T F V T T T T T T T V V V V V V V
I E E E E E E E E
G D D D D D D D D
N.C. = No Connect, This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
Device-Specific Information: f:\eda\timer\timer.rpt
timer
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
A1 6/ 8( 75%) 2/ 8( 25%) 0/ 8( 0%) 0/2 0/2 11/22( 50%)
A2 1/ 8( 12%) 1/ 8( 12%) 1/ 8( 12%) 1/2 0/2 2/22( 9%)
A4 6/ 8( 75%) 2/ 8( 25%) 2/ 8( 25%) 0/2 0/2 11/22( 50%)
A6 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 2/22( 9%)
A8 7/ 8( 87%) 1/ 8( 12%) 3/ 8( 37%) 1/2 0/2 9/22( 40%)
A10 8/ 8(100%) 0/ 8( 0%) 2/ 8( 25%) 1/2 1/2 9/22( 40%)
A11 2/ 8( 25%) 2/ 8( 25%) 2/ 8( 25%) 0/2 0/2 5/22( 22%)
A12 8/ 8(100%) 0/ 8( 0%) 2/ 8( 25%) 1/2 1/2 8/22( 36%)
A14 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 1/2 1/2 5/22( 22%)
A15 7/ 8( 87%) 1/ 8( 12%) 3/ 8( 37%) 0/2 0/2 5/22( 22%)
A16 8/ 8(100%) 0/ 8( 0%) 2/ 8( 25%) 1/2 1/2 9/22( 40%)
A18 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 4/22( 18%)
A19 8/ 8(100%) 0/ 8( 0%) 4/ 8( 50%) 1/2 1/2 12/22( 54%)
A20 1/ 8( 12%) 1/ 8( 12%) 1/ 8( 12%) 1/2 0/2 2/22( 9%)
A21 5/ 8( 62%) 0/ 8( 0%) 2/ 8( 25%) 1/2 1/2 8/22( 36%)
A22 7/ 8( 87%) 0/ 8( 0%) 3/ 8( 37%) 1/2 1/2 8/22( 36%)
A23 4/ 8( 50%) 0/ 8( 0%) 2/ 8( 25%) 0/2 0/2 5/22( 22%)
A24 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 4/22( 18%)
B1 8/ 8(100%) 0/ 8( 0%) 3/ 8( 37%) 0/2 0/2 9/22( 40%)
B2 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 4/22( 18%)
B3 8/ 8(100%) 3/ 8( 37%) 1/ 8( 12%) 1/2 1/2 7/22( 31%)
B4 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 2/22( 9%)
B6 8/ 8(100%) 1/ 8( 12%) 2/ 8( 25%) 0/2 0/2 10/22( 45%)
B7 4/ 8( 50%) 1/ 8( 12%) 1/ 8( 12%) 0/2 0/2 9/22( 40%)
B8 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 3/22( 13%)
B10 3/ 8( 37%) 2/ 8( 25%) 1/ 8( 12%) 1/2 1/2 7/22( 31%)
B11 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 2/22( 9%)
B12 2/ 8( 25%) 1/ 8( 12%) 2/ 8( 25%) 0/2 0/2 5/22( 22%)
B13 6/ 8( 75%) 0/ 8( 0%) 3/ 8( 37%) 0/2 0/2 6/22( 27%)
B15 8/ 8(100%) 0/ 8( 0%) 2/ 8( 25%) 1/2 1/2 8/22( 36%)
B16 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 1/2 1/2 5/22( 22%)
B17 7/ 8( 87%) 1/ 8( 12%) 3/ 8( 37%) 1/2 0/2 9/22( 40%)
B18 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 2/22( 9%)
B20 8/ 8(100%) 0/ 8( 0%) 2/ 8( 25%) 1/2 1/2 9/22( 40%)
B21 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 1/2 1/2 3/22( 13%)
B23 6/ 8( 75%) 0/ 8( 0%) 3/ 8( 37%) 0/2 0/2 11/22( 50%)
B24 7/ 8( 87%) 0/ 8( 0%) 3/ 8( 37%) 1/2 1/2 9/22( 40%)
C3 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 1/2 0/2 3/22( 13%)
C4 7/ 8( 87%) 0/ 8( 0%) 2/ 8( 25%) 1/2 0/2 2/22( 9%)
C5 5/ 8( 62%) 3/ 8( 37%) 3/ 8( 37%) 0/2 0/2 4/22( 18%)
C6 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 1/2 0/2 2/22( 9%)
C7 5/ 8( 62%) 1/ 8( 12%) 2/ 8( 25%) 1/2 0/2 6/22( 27%)
C8 6/ 8( 75%) 1/ 8( 12%) 1/ 8( 12%) 1/2 0/2 1/22( 4%)
C9 3/ 8( 37%) 2/ 8( 25%) 1/ 8( 12%) 0/2 0/2 3/22( 13%)
C10 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 3/22( 13%)
C11 4/ 8( 50%) 0/ 8( 0%) 2/ 8( 25%) 1/2 0/2 2/22( 9%)
C12 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 1/2 0/2 1/22( 4%)
C13 2/ 8( 25%) 1/ 8( 12%) 1/ 8( 12%) 1/2 1/2 8/22( 36%)
C14 7/ 8( 87%) 5/ 8( 62%) 3/ 8( 37%) 2/2 0/2 5/22( 22%)
C15 2/ 8( 25%) 0/ 8( 0%) 2/ 8( 25%) 1/2 1/2 4/22( 18%)
C16 1/ 8( 12%) 1/ 8( 12%) 0/ 8( 0%) 0/2 0/2 3/22( 13%)
C17 6/ 8( 75%) 0/ 8( 0%) 3/ 8( 37%) 1/2 1/2 10/22( 45%)
C18 6/ 8( 75%) 2/ 8( 25%) 0/ 8( 0%) 0/2 0/2 8/22( 36%)
C19 2/ 8( 25%) 1/ 8( 12%) 1/ 8( 12%) 1/2 0/2 7/22( 31%)
C20 4/ 8( 50%) 0/ 8( 0%) 2/ 8( 25%) 1/2 1/2 7/22( 31%)
C21 2/ 8( 25%) 1/ 8( 12%) 2/ 8( 25%) 1/2 0/2 5/22( 22%)
C22 6/ 8( 75%) 0/ 8( 0%) 3/ 8( 37%) 1/2 1/2 6/22( 27%)
C23 7/ 8( 87%) 0/ 8( 0%) 2/ 8( 25%) 1/2 0/2 1/22( 4%)
C24 2/ 8( 25%) 1/ 8( 12%) 1/ 8( 12%) 0/2 0/2 6/22( 27%)
Embedded Column Row
Array Embedded Interconnect Interconnect Read/ External
Block Cells Driven Driven Clocks Write Interconnect
Total dedicated input pins used: 3/6 ( 50%)
Total I/O pins used: 17/53 ( 32%)
Total logic cells used: 245/576 ( 42%)
Total embedded cells used: 0/24 ( 0%)
Total EABs used: 0/3 ( 0%)
Average fan-in: 3.31/4 ( 82%)
Total fan-in: 813/2304 ( 35%)
Total input pins required: 5
Total input I/O cell registers required: 0
Total output pins required: 15
Total output I/O cell registers required: 0
Total buried I/O cell registers required: 0
Total bidirectional pins required: 0
Total reserved pins required 0
Total logic cells required: 245
Total flipflops required: 64
Total packed registers required: 0
Total logic cells in carry chains: 0
Total number of carry chains: 0
Total logic cells in cascade chains: 0
Total number of cascade chains: 0
Total single-pin Clock Enables required: 0
Total single-pin Output Enables required: 0
Synthesized logic cells: 49/ 576 ( 8%)
Logic Cell and Embedded Cell Counts
Column: 01 02 03 04 05 06 07 08 09 10 11 12 EA 13 14 15 16 17 18 19 20 21 22 23 24 Total(LC/EC)
A: 6 1 0 6 0 1 0 7 0 8 2 8 0 0 1 7 8 0 1 8 1 5 7 4 1 82/0
B: 8 1 8 1 0 8 4 1 0 3 1 2 0 6 0 8 1 7 1 0 8 1 0 6 7 82/0
C: 0 0 1 7 5 1 5 6 3 1 4 1 0 2 7 2 1 6 6 2 4 2 6 7 2 81/0
Total: 14 2 9 14 5 10 9 14 3 12 7 11 0 8 8 17 10 13 8 10 13 8 13 17 10 245/0
Device-Specific Information: f:\eda\timer\timer.rpt
timer
** INPUTS **
Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
1 - - - -- INPUT G 0 0 0 0 clk
16 - - A -- INPUT 0 0 0 1 clr
17 - - A -- INPUT 0 0 0 1 pause
84 - - - -- INPUT 0 0 0 1 sel
2 - - - -- INPUT 0 0 0 1 set
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.
Device-Specific Information: f:\eda\timer\timer.rpt
timer
** OUTPUTS **
Fed By Fed By Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
18 - - A -- OUTPUT 0 1 0 0 q0
19 - - A -- OUTPUT 0 1 0 0 q1
21 - - B -- OUTPUT 0 1 0 0 q2
22 - - B -- OUTPUT 0 1 0 0 q3
23 - - B -- OUTPUT 0 1 0 0 q4
24 - - B -- OUTPUT 0 1 0 0 q5
25 - - B -- OUTPUT 0 1 0 0 q6
27 - - C -- OUTPUT 0 1 0 0 sel0
28 - - C -- OUTPUT 0 1 0 0 sel1
29 - - C -- OUTPUT 0 1 0 0 sel2
30 - - C -- OUTPUT 0 1 0 0 sel3
35 - - - 06 OUTPUT 0 1 0 0 sel4
36 - - - 07 OUTPUT 0 1 0 0 sel5
37 - - - 09 OUTPUT 0 1 0 0 sel6
38 - - - 10 OUTPUT 0 1 0 0 sel7
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information: f:\eda\timer\timer.rpt
timer
** BURIED LOGIC **
Fan-In Fan-Out
IOC LC EC Row Col Primitive Code INP FBK OUT FBK Name
- 2 - C 14 DFFE 0 4 0 15 |CONTR:26|tem2 (|CONTR:26|:18)
- 3 - C 14 DFFE 0 3 0 16 |CONTR:26|tem1 (|CONTR:26|:19)
- 1 - C 14 DFFE 0 2 0 15 |CONTR:26|tem0 (|CONTR:26|:20)
- 6 - C 14 OR2 ! 0 3 0 4 |CONTR:26|:393
- 2 - B 13 OR2 s 0 4 0 1 |CONTR:26|~453~1
- 1 - C 21 AND2 0 3 0 7 |CONTR:26|:453
- 1 - A 23 OR2 0 4 0 1 |CONTR:26|:576
- 4 - A 15 OR2 s 0 4 0 1 |CONTR:26|~600~1
- 5 - A 15 AND2 s 0 2 0 2 |CONTR:26|~624~1
- 7 - A 15 OR2 s 0 4 0 1 |CONTR:26|~624~2
- 3 - B 13 OR2 0 4 0 1 |CONTR:26|:648
- 4 - B 13 OR2 0 4 0 1 |CONTR:26|:674
- 2 - A 23 OR2 s 0 2 0 1 |CONTR:26|~694~1
- 6 - A 23 OR2 0 3 0 9 |CONTR:26|:694
- 7 - A 23 OR2 0 2 0 9 |CONTR:26|:700
- 8 - A 12 AND2 s 0 3 0 1 |CONTR:26|~706~1
- 2 - A 15 OR2 0 3 0 11 |CONTR:26|:706
- 3 - A 15 OR2 0 3 0 9 |CONTR:26|:712
- 7 - B 15 AND2 s 0 3 0 1 |CONTR:26|~718~1
- 1 - B 13 OR2 0 2 0 11 |CONTR:26|:718
- 6 - B 13 OR2 0 3 0 9 |CONTR:26|:724
- 6 - A 15 OR2 s 0 3 0 1 |CONTR:26|~730~1
- 5 - C 18 OR2 s ! 0 3 0 1 |CONTR:26|~730~2
- 3 - C 18 OR2 s 0 4 0 1 |CONTR:26|~730~3
- 1 - A 15 OR2 0 3 0 8 |CONTR:26|:730
- 4 - C 18 OR2 s 0 4 0 1 |CONTR:26|~736~1
- 2 - C 18 OR2 s ! 0 3 0 1 |CONTR:26|~736~2
- 6 - C 18 OR2 s 0 4 0 1 |CONTR:26|~736~3
- 1 - C 18 OR2 0 3 0 9 |CONTR:26|:736
- 7 - C 14 OR2 s 0 3 0 1 |CONTR:26|~742~1
- 5 - C 14 OR2 s 0 4 0 1 |CONTR:26|~742~2
- 5 - B 13 OR2 0 3 0 9 |CONTR:26|:742
- 1 - C 15 OR2 0 3 0 9 |CONTR:26|:748
- 2 - C 03 DFFE 0 3 0 9 |DECODER_DYNAMIC:13|temp2 (|DECODER_DYNAMIC:13|:46)
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?