decoder.rpt
来自「利用一块芯片完成除时钟源、按键、扬声器和显示器（数码管）之外的所有数字电路功能。」· RPT 代码 · 共 598 行 · 第 1/2 页
RPT
598 行
Project Information e:\kai\timer\decoder.rpt
MAX+plus II Compiler Report File
Version 9.23 3/19/99
Compiled: 04/28/2007 20:44:01
Copyright (C) 1988-1999 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
DECODER
** DEVICE SUMMARY **
Chip/ Input Output Bidir Shareable
POF Device Pins Pins Pins LCs Expanders % Utilized
decoder EPM7032LC44-6 4 7 0 22 4 68 %
User Pins: 4 7 0
Device-Specific Information: e:\kai\timer\decoder.rpt
decoder
***** Logic for device 'decoder' compiled without errors.
Device: EPM7032LC44-6
Device Options:
Turbo Bit = ON
Security Bit = OFF
R R
E E
S S
E E
R R
V G G G G G V V
d d d C N N N N N E E
2 1 0 C D D D D D D D
-----------------------------------_
/ 6 5 4 3 2 1 44 43 42 41 40 |
d3 | 7 39 | RESERVED
RESERVED | 8 38 | q0
RESERVED | 9 37 | RESERVED
GND | 10 36 | RESERVED
RESERVED | 11 35 | VCC
RESERVED | 12 EPM7032LC44-6 34 | RESERVED
RESERVED | 13 33 | q1
RESERVED | 14 32 | RESERVED
VCC | 15 31 | q2
RESERVED | 16 30 | GND
RESERVED | 17 29 | q3
|_ 18 19 20 21 22 23 24 25 26 27 28 _|
------------------------------------
R R R R G V q q R R q
E E E E N C 6 5 E E 4
S S S S D C S S
E E E E E E
R R R R R R
V V V V V V
E E E E E E
D D D D D D
N.C. = No Connect, This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
Device-Specific Information: e:\kai\timer\decoder.rpt
decoder
** RESOURCE USAGE **
Shareable External
Logic Array Block Logic Cells I/O Pins Expanders Interconnect
A: LC1 - LC16 6/16( 37%) 4/16( 25%) 7/16( 43%) 10/36( 27%)
B: LC17 - LC32 16/16(100%) 7/16( 43%) 3/16( 18%) 13/36( 36%)
Total dedicated input pins used: 0/4 ( 0%)
Total I/O pins used: 11/32 ( 34%)
Total logic cells used: 22/32 ( 68%)
Total shareable expanders used: 4/32 ( 12%)
Total Turbo logic cells used: 22/32 ( 68%)
Total shareable expanders not available (n/a): 6/32 ( 18%)
Average fan-in: 5.04
Total fan-in: 111
Total input pins required: 4
Total output pins required: 7
Total bidirectional pins required: 0
Total logic cells required: 22
Total flipflops required: 0
Total product terms required: 64
Total logic cells lending parallel expanders: 0
Total shareable expanders in database: 3
Synthesized logic cells: 15/ 32 ( 46%)
Device-Specific Information: e:\kai\timer\decoder.rpt
decoder
** INPUTS **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
4 (1) (A) INPUT 0 0 0 0 0 7 15 d0
5 (2) (A) INPUT 0 0 0 0 0 7 15 d1
6 (3) (A) INPUT 0 0 0 0 0 7 15 d2
7 (4) (A) INPUT 0 0 0 0 0 7 15 d3
Code:
s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
Device-Specific Information: e:\kai\timer\decoder.rpt
decoder
** OUTPUTS **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
38 20 B OUTPUT t 1 1 0 4 1 0 0 q0
33 24 B OUTPUT t 1 1 0 4 1 0 0 q1
31 26 B OUTPUT t 1 1 0 4 1 0 0 q2
29 27 B OUTPUT t 1 1 0 4 1 0 0 q3
28 28 B OUTPUT t 1 1 0 4 1 0 0 q4
25 31 B OUTPUT t 1 1 0 4 1 0 0 q5
24 32 B OUTPUT t 2 2 0 4 1 0 0 q6
Code:
s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
Device-Specific Information: e:\kai\timer\decoder.rpt
decoder
** BURIED LOGIC **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
(27) 29 B SOFT s t 0 0 0 4 1 1 0 ~326~1
(41) 17 B LCELL s t 1 1 0 4 1 0 1 ~350~1~2
(40) 18 B LCELL s t 2 1 1 4 2 0 3 ~350~1
(4) 1 A SOFT s t 2 1 1 4 1 1 1 ~380~1
(39) 19 B LCELL s t 1 1 0 4 1 0 1 ~383~1
(5) 2 A SOFT s t 1 1 0 4 1 1 1 ~413~1
(37) 21 B LCELL s t 1 1 0 4 1 0 1 ~416~1
(7) 4 A SOFT s t 3 1 1 4 1 1 1 ~446~1
(36) 22 B LCELL s t 1 1 0 4 1 0 1 ~449~1
(8) 5 A SOFT s t 2 1 1 4 1 1 1 ~479~1
(34) 23 B LCELL s t 1 1 0 4 1 0 1 ~482~1
(9) 6 A SOFT s t 2 1 1 4 1 1 1 ~512~1
(32) 25 B LCELL s t 1 1 0 4 1 0 1 ~515~1
(12) 8 A SOFT s t 2 1 1 4 1 1 1 ~545~1
(26) 30 B LCELL s t 1 1 0 4 1 0 1 ~548~1
Code:
s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
Device-Specific Information: e:\kai\timer\decoder.rpt
decoder
** LOGIC CELL INTERCONNECTIONS **
Logic Array Block 'A':
Logic cells placed in LAB 'A'
+----------- LC1 ~380~1
| +--------- LC2 ~413~1
| | +------- LC4 ~446~1
| | | +----- LC5 ~479~1
| | | | +--- LC6 ~512~1
| | | | | +- LC8 ~545~1
| | | | | |
| | | | | | Other LABs fed by signals
| | | | | | that feed LAB 'A'
LC | | | | | | | A B | Logic cells that feed LAB 'A':
Pin
4 -> * * * * * * | * * | <-- d0
5 -> * * * * * * | * * | <-- d1
6 -> * * * * * * | * * | <-- d2
7 -> * * * * * * | * * | <-- d3
LC19 -> * - - - - - | * - | <-- ~383~1
LC21 -> - * - - - - | * - | <-- ~416~1
LC22 -> - - * - - - | * - | <-- ~449~1
LC23 -> - - - * - - | * - | <-- ~482~1
LC25 -> - - - - * - | * - | <-- ~515~1
LC30 -> - - - - - * | * - | <-- ~548~1
* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).
Device-Specific Information: e:\kai\timer\decoder.rpt
decoder
** LOGIC CELL INTERCONNECTIONS **
Logic Array Block 'B':
Logic cells placed in LAB 'B'
+------------------------------- LC20 q0
| +----------------------------- LC24 q1
| | +--------------------------- LC26 q2
| | | +------------------------- LC27 q3
| | | | +----------------------- LC28 q4
| | | | | +--------------------- LC31 q5
| | | | | | +------------------- LC32 q6
| | | | | | | +----------------- LC29 ~326~1
| | | | | | | | +--------------- LC17 ~350~1~2
| | | | | | | | | +------------- LC18 ~350~1
| | | | | | | | | | +----------- LC19 ~383~1
| | | | | | | | | | | +--------- LC21 ~416~1
| | | | | | | | | | | | +------- LC22 ~449~1
| | | | | | | | | | | | | +----- LC23 ~482~1
| | | | | | | | | | | | | | +--- LC25 ~515~1
| | | | | | | | | | | | | | | +- LC30 ~548~1
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | Other LABs fed by signals
| | | | | | | | | | | | | | | | that feed LAB 'B'
LC | | | | | | | | | | | | | | | | | A B | Logic cells that feed LAB 'B':
LC29 -> - - - - - - * - - - - - - - - - | - * | <-- ~326~1
LC17 -> - - - - - - - - - * - - - - - - | - * | <-- ~350~1~2
LC18 -> - - - - - - - * * * - - - - - - | - * | <-- ~350~1
Pin
4 -> * * * * * * * * * * * * * * * * | * * | <-- d0
5 -> * * * * * * * * * * * * * * * * | * * | <-- d1
6 -> * * * * * * * * * * * * * * * * | * * | <-- d2
7 -> * * * * * * * * * * * * * * * * | * * | <-- d3
LC1 -> - - - - - * - - - - * - - - - - | - * | <-- ~380~1
LC2 -> - - - - * - - - - - - * - - - - | - * | <-- ~413~1
LC4 -> - - - * - - - - - - - - * - - - | - * | <-- ~446~1
LC5 -> - - * - - - - - - - - - - * - - | - * | <-- ~479~1
LC6 -> - * - - - - - - - - - - - - * - | - * | <-- ~512~1
LC8 -> * - - - - - - - - - - - - - - * | - * | <-- ~545~1
* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?