📄 sdrm_par.sdf
字号:
(INSTANCE sd_add\[5\]\/OFF\/ASYNC_FF_GSR_OR_55) (DELAY (ABSOLUTE (IOPATH I0 O (0:0:0) (0:0:0)) (IOPATH I1 O (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE sd_data\[10\]\/INBUF) (DELAY (ABSOLUTE (IOPATH I O (642:642:642) (642:642:642)) ) ) ) (CELL (CELLTYPE "X_TRI") (INSTANCE sd_data\[10\]\/OUTBUF) (DELAY (ABSOLUTE (PORT I (1562:1562:1562) (1562:1562:1562)) (PORT CTL (1131:1131:1131) (1131:1131:1131)) (IOPATH I O (1079:1079:1079) (1079:1079:1079)) (IOPATH CTL O (1079:1079:1079) (1079:1079:1079) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE sd_data\[10\]\/MUX_SRMUX) (DELAY (ABSOLUTE (PORT I (2930:2930:2930) (2930:2930:2930)) (IOPATH I O (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE sd_data\[10\]\/OUTBUF_GTS_AND_57) (DELAY (ABSOLUTE (PORT I0 (881:881:881) (881:881:881)) (IOPATH I0 O (0:0:0) (0:0:0)) (IOPATH I1 O (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE sd_data\[10\]\/IFF\/ASYNC_FF) (DELAY (ABSOLUTE (PORT I (485:485:485) (485:485:485)) (PORT CLK (404:404:404) (404:404:404)) (IOPATH CLK O (604:604:604) (604:604:604)) (IOPATH SET O (0:0:0) (0:0:0)) (IOPATH RST O (819:819:819) (819:819:819)) ) ) (TIMINGCHECK (SETUP (posedge I) (posedge CLK) (397:397:397)) (SETUP (negedge I) (posedge CLK) (397:397:397)) (HOLD (posedge I) (posedge CLK) (0:0:0)) (HOLD (negedge I) (posedge CLK) (0:0:0)) (WIDTH (posedge CLK) (1500:1500:1500)) (WIDTH (negedge CLK) (1500:1500:1500)) (SETUP (negedge RST) (posedge CLK) (432:432:432)) (WIDTH (posedge RST) (2500:2500:2500)) ) ) (CELL (CELLTYPE "X_OR2") (INSTANCE sd_data\[10\]\/IFF\/ASYNC_FF_GSR_OR_58) (DELAY (ABSOLUTE (IOPATH I0 O (0:0:0) (0:0:0)) (IOPATH I1 O (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE sd_data\[10\]\/OFF\/ASYNC_FF) (DELAY (ABSOLUTE (PORT I (3184:3184:3184) (3184:3184:3184)) (PORT CLK (404:404:404) (404:404:404)) (IOPATH CLK O (604:604:604) (604:604:604)) (IOPATH SET O (819:819:819) (819:819:819)) (IOPATH RST O (0:0:0) (0:0:0)) ) ) (TIMINGCHECK (SETUP (posedge I) (posedge CLK) (397:397:397)) (SETUP (negedge I) (posedge CLK) (397:397:397)) (HOLD (posedge I) (posedge CLK) (0:0:0)) (HOLD (negedge I) (posedge CLK) (0:0:0)) (WIDTH (posedge CLK) (1500:1500:1500)) (WIDTH (negedge CLK) (1500:1500:1500)) (SETUP (negedge SET) (posedge CLK) (432:432:432)) (WIDTH (posedge SET) (2500:2500:2500)) ) ) (CELL (CELLTYPE "X_OR2") (INSTANCE sd_data\[10\]\/OFF\/ASYNC_FF_GSR_OR_59) (DELAY (ABSOLUTE (IOPATH I0 O (0:0:0) (0:0:0)) (IOPATH I1 O (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE sd_data\[10\]\/TFF\/ASYNC_FF) (DELAY (ABSOLUTE (PORT I (1599:1599:1599) (1599:1599:1599)) (PORT CLK (404:404:404) (404:404:404)) (IOPATH CLK O (604:604:604) (604:604:604)) (IOPATH SET O (819:819:819) (819:819:819)) (IOPATH RST O (0:0:0) (0:0:0)) ) ) (TIMINGCHECK (SETUP (posedge I) (posedge CLK) (397:397:397)) (SETUP (negedge I) (posedge CLK) (397:397:397)) (HOLD (posedge I) (posedge CLK) (0:0:0)) (HOLD (negedge I) (posedge CLK) (0:0:0)) (WIDTH (posedge CLK) (1500:1500:1500)) (WIDTH (negedge CLK) (1500:1500:1500)) (SETUP (negedge SET) (posedge CLK) (432:432:432)) (WIDTH (posedge SET) (2500:2500:2500)) ) ) (CELL (CELLTYPE "X_OR2") (INSTANCE sd_data\[10\]\/TFF\/ASYNC_FF_GSR_OR_60) (DELAY (ABSOLUTE (IOPATH I0 O (0:0:0) (0:0:0)) (IOPATH I1 O (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE sd_add\[6\]\/MUX_SRMUX) (DELAY (ABSOLUTE (PORT I (4222:4222:4222) (4222:4222:4222)) (IOPATH I O (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_TRI") (INSTANCE sd_add\[6\]\/OUTBUF_GTS_TRI) (DELAY (ABSOLUTE (PORT I (2641:2641:2641) (2641:2641:2641)) (IOPATH I O (0:0:0) (0:0:0)) (IOPATH CTL O (0:0:0) (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE sd_add\[6\]\/OFF\/ASYNC_FF) (DELAY (ABSOLUTE (PORT I (4179:4179:4179) (4179:4179:4179)) (PORT CLK (448:448:448) (448:448:448)) (IOPATH CLK O (604:604:604) (604:604:604)) (IOPATH SET O (0:0:0) (0:0:0)) (IOPATH RST O (819:819:819) (819:819:819)) ) ) (TIMINGCHECK (SETUP (posedge I) (posedge CLK) (397:397:397)) (SETUP (negedge I) (posedge CLK) (397:397:397)) (HOLD (posedge I) (posedge CLK) (0:0:0)) (HOLD (negedge I) (posedge CLK) (0:0:0)) (WIDTH (posedge CLK) (1500:1500:1500)) (WIDTH (negedge CLK) (1500:1500:1500)) (SETUP (negedge RST) (posedge CLK) (432:432:432)) (WIDTH (posedge RST) (2500:2500:2500)) ) ) (CELL (CELLTYPE "X_OR2") (INSTANCE sd_add\[6\]\/OFF\/ASYNC_FF_GSR_OR_62) (DELAY (ABSOLUTE (IOPATH I0 O (0:0:0) (0:0:0)) (IOPATH I1 O (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE sd_data\[11\]\/INBUF) (DELAY (ABSOLUTE (IOPATH I O (642:642:642) (642:642:642)) ) ) ) (CELL (CELLTYPE "X_TRI") (INSTANCE sd_data\[11\]\/OUTBUF) (DELAY (ABSOLUTE (PORT I (1562:1562:1562) (1562:1562:1562)) (PORT CTL (1131:1131:1131) (1131:1131:1131)) (IOPATH I O (1079:1079:1079) (1079:1079:1079)) (IOPATH CTL O (1079:1079:1079) (1079:1079:1079) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE sd_data\[11\]\/MUX_SRMUX) (DELAY (ABSOLUTE (PORT I (2930:2930:2930) (2930:2930:2930)) (IOPATH I O (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE sd_data\[11\]\/OUTBUF_GTS_AND_64) (DELAY (ABSOLUTE (PORT I0 (881:881:881) (881:881:881)) (IOPATH I0 O (0:0:0) (0:0:0)) (IOPATH I1 O (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE sd_data\[11\]\/IFF\/ASYNC_FF) (DELAY (ABSOLUTE (PORT I (485:485:485) (485:485:485)) (PORT CLK (404:404:404) (404:404:404)) (IOPATH CLK O (604:604:604) (604:604:604)) (IOPATH SET O (0:0:0) (0:0:0)) (IOPATH RST O (819:819:819) (819:819:819)) ) ) (TIMINGCHECK (SETUP (posedge I) (posedge CLK) (397:397:397)) (SETUP (negedge I) (posedge CLK) (397:397:397)) (HOLD (posedge I) (posedge CLK) (0:0:0)) (HOLD (negedge I) (posedge CLK) (0:0:0)) (WIDTH (posedge CLK) (1500:1500:1500)) (WIDTH (negedge CLK) (1500:1500:1500)) (SETUP (negedge RST) (posedge CLK) (432:432:432)) (WIDTH (posedge RST) (2500:2500:2500)) ) ) (CELL (CELLTYPE "X_OR2") (INSTANCE sd_data\[11\]\/IFF\/ASYNC_FF_GSR_OR_65) (DELAY (ABSOLUTE (IOPATH I0 O (0:0:0) (0:0:0)) (IOPATH I1 O (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE sd_data\[11\]\/OFF\/ASYNC_FF) (DELAY (ABSOLUTE (PORT I (3544:3544:3544) (3544:3544:3544)) (PORT CLK (404:404:404) (404:404:404)) (IOPATH CLK O (604:604:604) (604:604:604)) (IOPATH SET O (819:819:819) (819:819:819)) (IOPATH RST O (0:0:0) (0:0:0)) ) ) (TIMINGCHECK (SETUP (posedge I) (posedge CLK) (397:397:397)) (SETUP (negedge I) (posedge CLK) (397:397:397)) (HOLD (posedge I) (posedge CLK) (0:0:0)) (HOLD (negedge I) (posedge CLK) (0:0:0)) (WIDTH (posedge CLK) (1500:1500:1500)) (WIDTH (negedge CLK) (1500:1500:1500)) (SETUP (negedge SET) (posedge CLK) (432:432:432)) (WIDTH (posedge SET) (2500:2500:2500)) ) ) (CELL (CELLTYPE "X_OR2") (INSTANCE sd_data\[11\]\/OFF\/ASYNC_FF_GSR_OR_66) (DELAY (ABSOLUTE (IOPATH I0 O (0:0:0) (0:0:0)) (IOPATH I1 O (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE sd_data\[11\]\/TFF\/ASYNC_FF) (DELAY (ABSOLUTE (PORT I (1599:1599:1599) (1599:1599:1599)) (PORT CLK (404:404:404) (404:404:404)) (IOPATH CLK O (604:604:604) (604:604:604)) (IOPATH SET O (819:819:819) (819:819:819)) (IOPATH RST O (0:0:0) (0:0:0)) ) ) (TIMINGCHECK (SETUP (posedge I) (posedge CLK) (397:397:397)) (SETUP (negedge I) (posedge CLK) (397:397:397)) (HOLD (posedge I) (posedge CLK) (0:0:0)) (HOLD (negedge I) (posedge CLK) (0:0:0)) (WIDTH (posedge CLK) (1500:1500:1500)) (WIDTH (negedge CLK) (1500:1500:1500)) (SETUP (negedge SET) (posedge CLK) (432:432:432)) (WIDTH (posedge SET) (2500:2500:2500)) ) ) (CELL (CELLTYPE "X_OR2") (INSTANCE sd_data\[11\]\/TFF\/ASYNC_FF_GSR_OR_67) (DELAY (ABSOLUTE (IOPATH I0 O (0:0:0) (0:0:0)) (IOPATH I1 O (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_TRI") (INSTANCE sd_cs1\/OUTBUF_GTS_TRI) (DELAY (ABSOLUTE (PORT I (1079:1079:1079) (1079:1079:1079)) (IOPATH I O (0:0:0) (0:0:0)) (IOPATH CTL O (0:0:0) (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE sd_add\[7\]\/MUX_SRMUX) (DELAY (ABSOLUTE (PORT I (3731:3731:3731) (3731:3731:3731)) (IOPATH I O (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_TRI") (INSTANCE sd_add\[7\]\/OUTBUF_GTS_TRI) (DELAY (ABSOLUTE (PORT I (2641:2641:2641) (2641:2641:2641)) (IOPATH I O (0:0:0) (0:0:0)) (IOPATH CTL O (0:0:0) (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE sd_add\[7\]\/OFF\/ASYNC_FF) (DELAY (ABSOLUTE (PORT I (4298:4298:4298) (4298:4298:4298)) (PORT CLK (404:404:404) (404:404:404)) (IOPATH CLK O (604:604:604) (604:604:604)) (IOPATH SET O (0:0:0) (0:0:0)) (IOPATH RST O (819:819:819) (819:819:819)) ) ) (TIMINGCHECK (SETUP (posedge I) (posedge CLK) (397:397:397)) (SETUP (negedge I) (posedge CLK) (397:397:397)) (HOLD (posedge I) (posedge CLK) (0:0:0)) (HOLD (negedge I) (posedge CLK) (0:0:0)) (WIDTH (posedge CLK) (1500:1500:1500)) (WIDTH (negedge CLK) (1500:1500:1500)) (SETUP (negedge RST) (posedge CLK) (432:432:432)) (WIDTH (posedge RST) (2500:2500:2500)) ) ) (CELL (CELLTYPE "X_OR2") (INSTANCE sd_add\[7\]\/OFF\/ASYNC_FF_GSR_OR_71) (DELAY (ABSOLUTE (IOPATH I0 O (0:0:0) (0:0:0)) (IOPATH I1 O (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE sd_data\[20\]\/INBUF) (DELAY (ABSOLUTE (IOPATH I O (642:642:642) (642:642:642)) ) ) ) (CELL (CELLTYPE "X_TRI") (INSTANCE sd_data\[20\]\/OUTBUF) (DELAY (ABSOLUTE (PORT I (1562:1562:1562) (1562:1562:1562)) (PORT CTL (1131:1131:1131) (1131:1131:1131)) (IOPATH I O (1079:1079:1079) (1079:1079:1079)) (IOPATH CTL O (1079:1079:1079) (1079:1079:1079) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE sd_data\[20\]\/MUX_SRMUX) (DELAY (ABSOLUTE (PORT I (2900:2900:2900) (2900:2900:2900)) (IOPATH I O (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE sd_data\[20\]\/OUTBUF_GTS_AND_73) (DELAY
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -