⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 clkgdf.rpt

📁 电子钏的硬件描述语言设计
💻 RPT
📖 第 1 页 / 共 5 页
字号:
_LC1_B12 = DFFE( _EQ023,  _LC1_C10,  VCC,  VCC,  VCC);
  _EQ023 =  _LC1_B12 & !_LC2_B3
         # !_LC1_B12 &  _LC2_B3 & !_LC8_B12;

-- Node name is '|CDU60:3|:16' = '|CDU60:3|out21' 
-- Equation name is '_LC4_B12', type is buried 
_LC4_B12 = DFFE( _EQ024,  _LC1_C10,  VCC,  VCC,  VCC);
  _EQ024 =  _LC1_B12 &  _LC2_B3 & !_LC4_B12 & !_LC8_B12
         # !_LC1_B12 &  _LC4_B12 & !_LC8_B12
         # !_LC2_B3 &  _LC4_B12;

-- Node name is '|CDU60:3|:15' = '|CDU60:3|out22' 
-- Equation name is '_LC2_B12', type is buried 
_LC2_B12 = DFFE( _EQ025,  _LC1_C10,  VCC,  VCC,  VCC);
  _EQ025 =  _LC2_B12 & !_LC6_B12 & !_LC8_B12
         #  _LC2_B3 & !_LC2_B12 &  _LC6_B12 & !_LC8_B12
         # !_LC2_B3 &  _LC2_B12;

-- Node name is '|CDU60:3|:14' = '|CDU60:3|out23' 
-- Equation name is '_LC3_B12', type is buried 
_LC3_B12 = DFFE( _EQ026,  _LC1_C10,  VCC,  VCC,  VCC);
  _EQ026 =  _LC3_B12 & !_LC7_B12 & !_LC8_B12
         #  _LC2_B3 & !_LC3_B12 &  _LC7_B12 & !_LC8_B12
         # !_LC2_B3 &  _LC3_B12;

-- Node name is '|CDU60:3|~115~1' 
-- Equation name is '_LC2_B3', type is buried 
-- synthesized logic cell 
_LC2_B3  = LCELL( _EQ027);
  _EQ027 =  _LC1_B1 &  _LC1_B2 & !_LC1_B9 & !_LC2_B2;

-- Node name is '|CDU60:3|:176' 
-- Equation name is '_LC8_B12', type is buried 
_LC8_B12 = LCELL( _EQ028);
  _EQ028 =  _LC1_B12 &  _LC2_B12 & !_LC3_B12 & !_LC4_B12;

-- Node name is '|CDU60:3|~300~1' 
-- Equation name is '_LC4_B2', type is buried 
-- synthesized logic cell 
_LC4_B2  = LCELL(!_LC2_B3);

-- Node name is '|CDU60:3|:519' 
-- Equation name is '_LC1_C10', type is buried 
_LC1_C10 = LCELL( _EQ029);
  _EQ029 =  _LC3_C10 & !_LC4_C10
         #  _LC2_C17 &  _LC4_C10;

-- Node name is '|CDU60S:2|LPM_ADD_SUB:182|addcore:adder|:55' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_C6', type is buried 
_LC2_C6  = LCELL( _EQ030);
  _EQ030 =  _LC1_C1 &  _LC1_C9;

-- Node name is '|CDU60S:2|LPM_ADD_SUB:224|addcore:adder|:55' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_C5', type is buried 
_LC6_C5  = LCELL( _EQ031);
  _EQ031 =  _LC1_C12 &  _LC2_C8;

-- Node name is '|CDU60S:2|LPM_ADD_SUB:224|addcore:adder|:59' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_C5', type is buried 
_LC7_C5  = LCELL( _EQ032);
  _EQ032 =  _LC1_C12 &  _LC2_C8 &  _LC5_C5;

-- Node name is '|CDU60S:2|:16' = '|CDU60S:2|out10' 
-- Equation name is '_LC1_C9', type is buried 
_LC1_C9  = DFFE(!_LC1_C9,  _LC2_C17, !k3,  VCC,  VCC);

-- Node name is '|CDU60S:2|:15' = '|CDU60S:2|out11' 
-- Equation name is '_LC1_C1', type is buried 
_LC1_C1  = DFFE( _EQ033,  _LC2_C17, !k3,  VCC,  VCC);
  _EQ033 = !_LC1_C1 &  _LC1_C9 &  _LC2_C3
         #  _LC1_C1 & !_LC1_C9 &  _LC2_C3;

-- Node name is '|CDU60S:2|:14' = '|CDU60S:2|out12' 
-- Equation name is '_LC7_C4', type is buried 
_LC7_C4  = DFFE( _EQ034,  _LC2_C17, !k3,  VCC,  VCC);
  _EQ034 = !_LC1_C9 &  _LC2_C3 &  _LC7_C4
         # !_LC1_C1 &  _LC2_C3 &  _LC7_C4
         #  _LC1_C1 &  _LC1_C9 &  _LC2_C3 & !_LC7_C4;

-- Node name is '|CDU60S:2|:13' = '|CDU60S:2|out13' 
-- Equation name is '_LC6_C4', type is buried 
_LC6_C4  = DFFE( _EQ035,  _LC2_C17, !k3,  VCC,  VCC);
  _EQ035 =  _LC2_C3 & !_LC2_C6 &  _LC6_C4
         #  _LC2_C3 &  _LC6_C4 & !_LC7_C4
         #  _LC2_C3 &  _LC2_C6 & !_LC6_C4 &  _LC7_C4;

-- Node name is '|CDU60S:2|:20' = '|CDU60S:2|out20' 
-- Equation name is '_LC1_C12', type is buried 
_LC1_C12 = DFFE( _EQ036,  _LC2_C17, !k3,  VCC,  VCC);
  _EQ036 =  _LC1_C12 & !_LC4_C4
         # !_LC1_C2 & !_LC1_C12 &  _LC4_C4;

-- Node name is '|CDU60S:2|:19' = '|CDU60S:2|out21' 
-- Equation name is '_LC2_C8', type is buried 
_LC2_C8  = DFFE( _EQ037,  _LC2_C17, !k3,  VCC,  VCC);
  _EQ037 = !_LC1_C2 & !_LC1_C12 &  _LC2_C8
         # !_LC1_C2 &  _LC1_C12 & !_LC2_C8 &  _LC4_C4
         #  _LC2_C8 & !_LC4_C4;

-- Node name is '|CDU60S:2|:18' = '|CDU60S:2|out22' 
-- Equation name is '_LC5_C5', type is buried 
_LC5_C5  = DFFE( _EQ038,  _LC2_C17, !k3,  VCC,  VCC);
  _EQ038 = !_LC1_C2 &  _LC5_C5 & !_LC6_C5
         # !_LC1_C2 &  _LC4_C4 & !_LC5_C5 &  _LC6_C5
         # !_LC4_C4 &  _LC5_C5;

-- Node name is '|CDU60S:2|:17' = '|CDU60S:2|out23' 
-- Equation name is '_LC2_C5', type is buried 
_LC2_C5  = DFFE( _EQ039,  _LC2_C17, !k3,  VCC,  VCC);
  _EQ039 = !_LC1_C2 &  _LC2_C5 & !_LC7_C5
         # !_LC1_C2 & !_LC2_C5 &  _LC4_C4 &  _LC7_C5
         #  _LC2_C5 & !_LC4_C4;

-- Node name is '|CDU60S:2|:3' 
-- Equation name is '_LC3_C10', type is buried 
_LC3_C10 = DFFE( _EQ040,  _LC2_C17,  VCC,  VCC, !_LC4_C24);
  _EQ040 =  _LC1_C2 &  _LC4_C4;

-- Node name is '|CDU60S:2|~140~1' 
-- Equation name is '_LC4_C4', type is buried 
-- synthesized logic cell 
!_LC4_C4 = _LC4_C4~NOT;
_LC4_C4~NOT = LCELL( _EQ041);
  _EQ041 = !_LC1_C9
         # !_LC6_C4
         #  _LC7_C4
         #  _LC1_C1;

-- Node name is '|CDU60S:2|:201' 
-- Equation name is '_LC1_C2', type is buried 
!_LC1_C2 = _LC1_C2~NOT;
_LC1_C2~NOT = LCELL( _EQ042);
  _EQ042 = !_LC1_C12
         # !_LC5_C5
         #  _LC2_C8
         #  _LC2_C5;

-- Node name is '|CDU60S:2|~319~1' 
-- Equation name is '_LC2_C3', type is buried 
-- synthesized logic cell 
_LC2_C3  = LCELL(!_LC4_C4);

-- Node name is '|CONTROL:43|:40' = '|CONTROL:43|count0' 
-- Equation name is '_LC2_C20', type is buried 
_LC2_C20 = DFFE(!_LC2_C20, GLOBAL( cp1),  VCC,  VCC,  VCC);

-- Node name is '|CONTROL:43|:39' = '|CONTROL:43|count1' 
-- Equation name is '_LC3_C20', type is buried 
_LC3_C20 = DFFE( _EQ043, GLOBAL( cp1),  VCC,  VCC,  VCC);
  _EQ043 =  _LC1_C17 &  _LC2_C20 & !_LC3_C20
         #  _LC1_C17 & !_LC2_C20 &  _LC3_C20;

-- Node name is '|CONTROL:43|:38' = '|CONTROL:43|count2' 
-- Equation name is '_LC4_C20', type is buried 
_LC4_C20 = DFFE( _EQ044, GLOBAL( cp1),  VCC,  VCC,  VCC);
  _EQ044 =  _LC1_C17 &  _LC4_C20 & !_LC8_C20
         #  _LC1_C17 & !_LC4_C20 &  _LC8_C20;

-- Node name is '|CONTROL:43|:37' = '|CONTROL:43|count3' 
-- Equation name is '_LC5_C20', type is buried 
_LC5_C20 = DFFE( _EQ045, GLOBAL( cp1),  VCC,  VCC,  VCC);
  _EQ045 =  _LC1_C17 & !_LC4_C20 &  _LC5_C20
         #  _LC1_C17 &  _LC5_C20 & !_LC8_C20
         #  _LC1_C17 &  _LC4_C20 & !_LC5_C20 &  _LC8_C20;

-- Node name is '|CONTROL:43|:36' = '|CONTROL:43|count4' 
-- Equation name is '_LC6_C20', type is buried 
_LC6_C20 = DFFE( _EQ046, GLOBAL( cp1),  VCC,  VCC,  VCC);
  _EQ046 =  _LC1_C17 &  _LC6_C20 & !_LC7_C20
         #  _LC1_C17 & !_LC6_C20 &  _LC7_C20;

-- Node name is '|CONTROL:43|:35' = '|CONTROL:43|count5' 
-- Equation name is '_LC3_C17', type is buried 
_LC3_C17 = DFFE( _EQ047, GLOBAL( cp1),  VCC,  VCC,  VCC);
  _EQ047 =  _LC1_C17 & !_LC1_C20 &  _LC3_C17
         #  _LC1_C17 &  _LC1_C20 & !_LC3_C17;

-- Node name is '|CONTROL:43|:34' = '|CONTROL:43|count6' 
-- Equation name is '_LC8_C17', type is buried 
_LC8_C17 = DFFE( _EQ048, GLOBAL( cp1),  VCC,  VCC,  VCC);
  _EQ048 =  _LC1_C17 & !_LC3_C17 &  _LC8_C17
         #  _LC1_C17 & !_LC1_C20 &  _LC8_C17
         #  _LC1_C17 &  _LC1_C20 &  _LC3_C17 & !_LC8_C17;

-- Node name is '|CONTROL:43|:33' = '|CONTROL:43|count7' 
-- Equation name is '_LC7_C17', type is buried 
_LC7_C17 = DFFE( _EQ049, GLOBAL( cp1),  VCC,  VCC,  VCC);
  _EQ049 =  _LC1_C17 & !_LC4_C17 &  _LC7_C17
         #  _LC1_C17 &  _LC4_C17 & !_LC7_C17;

-- Node name is '|CONTROL:43|:32' = '|CONTROL:43|count8' 
-- Equation name is '_LC6_C17', type is buried 
_LC6_C17 = DFFE( _EQ050, GLOBAL( cp1),  VCC,  VCC,  VCC);
  _EQ050 =  _LC1_C17 &  _LC6_C17 & !_LC7_C17
         #  _LC1_C17 & !_LC4_C17 &  _LC6_C17
         #  _LC1_C17 &  _LC4_C17 & !_LC6_C17 &  _LC7_C17;

-- Node name is '|CONTROL:43|:31' = '|CONTROL:43|count9' 
-- Equation name is '_LC5_C17', type is buried 
_LC5_C17 = DFFE( _EQ051, GLOBAL( cp1),  VCC,  VCC,  VCC);
  _EQ051 =  _LC5_C17 & !_LC7_C17
         # !_LC4_C17 &  _LC5_C17
         #  _LC5_C17 & !_LC6_C17
         #  _LC4_C17 & !_LC5_C17 &  _LC6_C17 &  _LC7_C17;

-- Node name is '|CONTROL:43|LPM_ADD_SUB:193|addcore:adder|:79' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_C20', type is buried 
!_LC8_C20 = _LC8_C20~NOT;
_LC8_C20~NOT = LCELL( _EQ052);
  _EQ052 = !_LC2_C20
         # !_LC3_C20;

-- Node name is '|CONTROL:43|LPM_ADD_SUB:193|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_C20', type is buried 
!_LC7_C20 = _LC7_C20~NOT;
_LC7_C20~NOT = LCELL( _EQ053);
  _EQ053 = !_LC5_C20
         # !_LC4_C20
         # !_LC8_C20;

-- Node name is '|CONTROL:43|LPM_ADD_SUB:193|addcore:adder|:91' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_C20', type is buried 
!_LC1_C20 = _LC1_C20~NOT;
_LC1_C20~NOT = LCELL( _EQ054);
  _EQ054 = !_LC6_C20
         # !_LC7_C20;

-- Node name is '|CONTROL:43|LPM_ADD_SUB:193|addcore:adder|:99' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_C17', type is buried 
!_LC4_C17 = _LC4_C17~NOT;
_LC4_C17~NOT = LCELL( _EQ055);
  _EQ055 = !_LC8_C17
         # !_LC3_C17
         # !_LC1_C20;

-- Node name is '|CONTROL:43|:24' 
-- Equation name is '_LC2_C17', type is buried 
_LC2_C17 = DFFE( _EQ056, GLOBAL( cp1),  VCC,  VCC,  VCC);
  _EQ056 =  _LC4_C17 &  _LC6_C17 &  _LC7_C17
         #  _LC5_C17;

-- Node name is '|CONTROL:43|:27' 
-- Equation name is '_LC4_C10', type is buried 
_LC4_C10 = DFFE( k2,  _LC2_C17,  VCC,  VCC,  VCC);

-- Node name is '|CONTROL:43|:29' 
-- Equation name is '_LC5_C10', type is buried 
_LC5_C10 = DFFE( k1,  _LC2_C17,  VCC,  VCC,  VCC);

-- Node name is '|CONTROL:43|:95' 
-- Equation name is '_LC1_C17', type is buried 
_LC1_C17 = LCELL( _EQ057);
  _EQ057 = !_LC5_C17
         # !_LC6_C17
         # !_LC7_C17
         # !_LC4_C17;

-- Node name is '|CONTROL:43|~532~1' 
-- Equation name is '_LC2_B8', type is buried 
-- synthesized logic cell 
_LC2_B8  = LCELL( _EQ058);
  _EQ058 = !_LC1_B9 & !_LC2_B2 & !_LC3_B12 & !_LC4_B12;

-- Node name is '|CONTROL:43|~532~2' 
-- Equation name is '_LC3_C5', type is buried 
-- synthesized logic cell 
_LC3_C5  = LCELL( _EQ059);
  _EQ059 = !_LC1_C9 &  _LC2_B8 & !_LC2_C5 & !_LC2_C8;

-- Node name is '|CONTROL:43|:532' 
-- Equation name is '_LC1_C5', type is buried 
_LC1_C5  = LCELL( _EQ060);
  _EQ060 =  _LC1_B10 &  _LC3_C5 &  _LC4_C5
         #  _LC3_B5 &  _LC3_C5;

-- Node name is '|CONTROL:43|~533~1' 
-- Equation name is '_LC4_C5', type is buried 
-- synthesized logic cell 
_LC4_C5  = LCELL( _EQ061);
  _EQ061 =  cp2 &  _LC1_C12 &  _LC5_C5;

-- Node name is '|CONTROL:43|~533~2' 

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -