transcript

来自「verilog 实现 优化的16位比较器 可以输出大于」· 代码 · 共 24 行

# Reading C:/Program Files/Modeltech_5.6/win32/../tcl/vsim/pref.tcl 
#  OpenFile "E:/Files/COMPAR~1/com.v" 
# Loading project comparators
# Compile of com.v was successful.
# Compile of testbanche.v was successful.
# 2 compiles, 0 failed with 0 error(s). 
# Compile of com.v was successful.
# Compile of testbanche.v was successful.
# 2 compiles, 0 failed with 0 error(s). 
vsim work.com
# vsim work.com 
quit -sim
vsim work.testbanch
# vsim work.testbanch 
quit -sim
# Compile of com.v was successful.
# Compile of testbanche.v was successful.
# 2 compiles, 0 failed with 0 error(s). 
vsim work.testbanch
# vsim work.testbanch 
run -all
# Break at E:/Files/comparators/testbanche.v line 36
destroy .wave