d.v

用verilog实现的四乘四键盘程序,在Quartus II上编译通过并成功

module d(q,din,clk);

input din,clk;
output q;
reg q; 

always @(posedge clk)
   q<=din;   
 
endmodule