📄 key_scan1.fit.talkback.xml
字号:
<!--
This XML file (created on Mon Sep 05 19:26:28 2005) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature. To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder. For more information, go
to license.txt.
-->
<talkback>
<ver>5.0</ver>
<schema>quartus_version_5.0_build_148.xsd</schema><license>
<host_id>00e04c423b3f</host_id>
<nic_id>00e04c423b3f</nic_id>
<cdrive_id>148e5930</cdrive_id>
</license>
<tool>
<name>Quartus II</name>
<version>5.0</version>
<build>Build 148</build>
<module>quartus_fit.exe</module>
<edition>Full Version</edition>
<compilation_end_time>Mon Sep 05 19:26:29 2005</compilation_end_time>
</tool>
<machine>
<os>Windows XP</os>
<cpu>
<proc_count>1</proc_count>
<cpu_freq units="MHz">2666</cpu_freq>
</cpu>
<ram units="MB">504</ram>
</machine>
<top_file>F:/verilog/jingshai/key_scan1/key_scan1</top_file>
<resource_usage_summary>
<rsc name="Registers" util="6" max=" 1728 " type="int">105 </rsc>
<rsc name="Total LABs" util="0" max=" 216 " type="int">0 </rsc>
<rsc name="Logic elements in carry chains" type="int">64</rsc>
<rsc name="User inserted logic elements" type="int">0</rsc>
<rsc name="I/O pins" util="15" max=" 147 " type="int">23 </rsc>
<rsc name="-- Clock pins" type="int">2</rsc>
<rsc name="-- Dedicated input pins" util="25" max=" 4 " type="int">1 </rsc>
<rsc name="Global signals" type="int">2</rsc>
<rsc name="EABs" util="0" max=" 6 " type="int">0 </rsc>
<rsc name="Total memory bits" util="0" max=" 24576 " type="int">0 </rsc>
<rsc name="Total RAM block bits" util="0" max=" 24576 " type="int">0 </rsc>
<rsc name="Maximum fan-out node" type="text">div_clk:inst3|clk_200hz</rsc>
<rsc name="Maximum fan-out" type="int">45</rsc>
<rsc name="Total fan-out" type="int">636</rsc>
<rsc name="Average fan-out" type="float">2.50</rsc>
</resource_usage_summary>
<mep_data>
<command_line>quartus_fit --read_settings_files=off --write_settings_files=off key_scan1 -c key_scan1</command_line>
</mep_data>
<software_data>
<smart_recompile>off</smart_recompile>
</software_data>
<messages>
<info>Info: Quartus II Fitter was successful. 0 errors, 0 warnings</info>
<info>Info: Elapsed time: 00:00:10</info>
<info>Info: Processing ended: Mon Sep 05 19:26:28 2005</info>
<info>Info: Fitter routing operations ending: elapsed time is 00:00:00</info>
<info>Info: Fitter routing operations beginning</info>
</messages>
<fitter_settings>
<row>
<option>Device</option>
<setting>EP1K30QC208-3</setting>
</row>
<row>
<option>Use smart compilation</option>
<setting>Off</setting>
<default_value>Off</default_value>
</row>
<row>
<option>Placement Effort Multiplier</option>
<setting>1.0</setting>
<default_value>1.0</default_value>
</row>
<row>
<option>Router Effort Multiplier</option>
<setting>1.0</setting>
<default_value>1.0</default_value>
</row>
<row>
<option>Optimize Timing</option>
<setting>Normal compilation</setting>
<default_value>Normal compilation</default_value>
</row>
<row>
<option>Optimize IOC Register Placement for Timing</option>
<setting>On</setting>
<default_value>On</default_value>
</row>
<row>
<option>Limit to One Fitting Attempt</option>
<setting>Off</setting>
<default_value>Off</default_value>
</row>
<row>
<option>Final Placement Optimizations</option>
<setting>Automatically</setting>
<default_value>Automatically</default_value>
</row>
<row>
<option>Fitter Initial Placement Seed</option>
<setting>1</setting>
<default_value>1</default_value>
</row>
<row>
<option>Slow Slew Rate</option>
<setting>Off</setting>
<default_value>Off</default_value>
</row>
<row>
<option>PCI I/O</option>
<setting>Off</setting>
<default_value>Off</default_value>
</row>
<row>
<option>Auto Global Memory Control Signals</option>
<setting>Off</setting>
<default_value>Off</default_value>
</row>
<row>
<option>Logic Cell Insertion - Individual Logic Cells</option>
<setting>On</setting>
<default_value>On</default_value>
</row>
<row>
<option>Logic Cell Insertion - I/Os Fed By Carry or Cascade Chains</option>
<setting>On</setting>
<default_value>On</default_value>
</row>
<row>
<option>Fitter Effort</option>
<setting>Auto Fit</setting>
<default_value>Auto Fit</default_value>
</row>
<row>
<option>Auto Global Clock</option>
<setting>On</setting>
<default_value>On</default_value>
</row>
<row>
<option>Auto Global Output Enable</option>
<setting>On</setting>
<default_value>On</default_value>
</row>
<row>
<option>Auto Global Register Control Signals</option>
<setting>On</setting>
<default_value>On</default_value>
</row>
</fitter_settings>
<fitter_device_options>
<row>
<option>Enable user-supplied start-up clock (CLKUSR)</option>
<setting>Off</setting>
</row>
<row>
<option>Enable device-wide reset (DEV_CLRn)</option>
<setting>Off</setting>
</row>
<row>
<option>Enable device-wide output enable (DEV_OE)</option>
<setting>Off</setting>
</row>
<row>
<option>Enable INIT_DONE output</option>
<setting>Off</setting>
</row>
<row>
<option>Configuration scheme</option>
<setting>Passive Serial</setting>
</row>
<row>
<option>Reserve all unused pins</option>
<setting>As output driving ground</setting>
</row>
<row>
<option>Base pin-out file on sameframe device</option>
<setting>Off</setting>
</row>
</fitter_device_options>
<input_pins>
<row>
<name>rst</name>
<pin__>64</pin__>
<col.>26</col.>
<fan_out>36</fan_out>
<global>no</global>
<i_o_register>no</i_o_register>
<use_local_routing_input>no</use_local_routing_input>
<power_up_high>no</power_up_high>
<pci_i_o_enabled>no</pci_i_o_enabled>
<single_pin_ce>no</single_pin_ce>
<i_o_standard>LVTTL/LVCMOS</i_o_standard>
</row>
<row>
<name>clk_in</name>
<pin__>183</pin__>
<fan_out>33</fan_out>
<global>yes</global>
<i_o_register>no</i_o_register>
<use_local_routing_input>no</use_local_routing_input>
<power_up_high>no</power_up_high>
<pci_i_o_enabled>no</pci_i_o_enabled>
<single_pin_ce>no</single_pin_ce>
<i_o_standard>LVTTL/LVCMOS</i_o_standard>
</row>
<row>
<name>diny1</name>
<pin__>74</pin__>
<col.>20</col.>
<fan_out>1</fan_out>
<global>no</global>
<i_o_register>no</i_o_register>
<use_local_routing_input>no</use_local_routing_input>
<power_up_high>no</power_up_high>
<pci_i_o_enabled>no</pci_i_o_enabled>
<single_pin_ce>no</single_pin_ce>
<i_o_standard>LVTTL/LVCMOS</i_o_standard>
</row>
<row>
<name>diny2</name>
<pin__>75</pin__>
<col.>19</col.>
<fan_out>1</fan_out>
<global>no</global>
<i_o_register>no</i_o_register>
<use_local_routing_input>no</use_local_routing_input>
<power_up_high>no</power_up_high>
<pci_i_o_enabled>no</pci_i_o_enabled>
<single_pin_ce>no</single_pin_ce>
<i_o_standard>LVTTL/LVCMOS</i_o_standard>
</row>
<row>
<name>diny3</name>
<pin__>78</pin__>
<fan_out>1</fan_out>
<global>no</global>
<i_o_register>no</i_o_register>
<use_local_routing_input>no</use_local_routing_input>
<power_up_high>no</power_up_high>
<pci_i_o_enabled>no</pci_i_o_enabled>
<single_pin_ce>no</single_pin_ce>
<i_o_standard>LVTTL/LVCMOS</i_o_standard>
</row>
<row>
<name>diny4</name>
<pin__>79</pin__>
<fan_out>1</fan_out>
<global>no</global>
<i_o_register>no</i_o_register>
<use_local_routing_input>no</use_local_routing_input>
<power_up_high>no</power_up_high>
<pci_i_o_enabled>no</pci_i_o_enabled>
<single_pin_ce>no</single_pin_ce>
<i_o_standard>LVTTL/LVCMOS</i_o_standard>
</row>
</input_pins>
<output_pins>
<row>
<name>com_dec_bit[5]</name>
<pin__>190</pin__>
<col.>22</col.>
<i_o_register>no</i_o_register>
<use_local_routing_output>no</use_local_routing_output>
<power_up_high>no</power_up_high>
<slow_slew_rate>no</slow_slew_rate>
<pci_i_o_enabled>no</pci_i_o_enabled>
<single_pin_oe>no</single_pin_oe>
<single_pin_ce>no</single_pin_ce>
<open_drain>no</open_drain>
<tri_primitive>no</tri_primitive>
<i_o_standard>LVTTL/LVCMOS</i_o_standard>
</row>
<row>
<name>com_dec_bit[4]</name>
<pin__>191</pin__>
<col.>23</col.>
<i_o_register>no</i_o_register>
<use_local_routing_output>no</use_local_routing_output>
<power_up_high>no</power_up_high>
<slow_slew_rate>no</slow_slew_rate>
<pci_i_o_enabled>no</pci_i_o_enabled>
<single_pin_oe>no</single_pin_oe>
<single_pin_ce>no</single_pin_ce>
<open_drain>no</open_drain>
<tri_primitive>no</tri_primitive>
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -