📄 my_add8.rpt
字号:
04: 1/24( 4%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
05: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
06: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
07: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
08: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
09: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
10: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
11: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
12: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
13: 1/24( 4%) 1/4( 25%) 0/4( 0%) 0/4( 0%)
14: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
15: 1/24( 4%) 1/4( 25%) 0/4( 0%) 0/4( 0%)
16: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
17: 1/24( 4%) 1/4( 25%) 0/4( 0%) 0/4( 0%)
18: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
19: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
20: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
21: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
22: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
23: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
24: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
EA: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
Device-Specific Information: f:\maxplus_study\maxshiyan\add8\my_add8.rpt
my_add8
** EQUATIONS **
aa0 : INPUT;
aa1 : INPUT;
aa2 : INPUT;
aa3 : INPUT;
ab0 : INPUT;
ab1 : INPUT;
ab2 : INPUT;
ab3 : INPUT;
ba0 : INPUT;
ba1 : INPUT;
ba2 : INPUT;
ba3 : INPUT;
bb0 : INPUT;
bb1 : INPUT;
bb2 : INPUT;
bb3 : INPUT;
-- Node name is 'co'
-- Equation name is 'co', type is output
co = _LC1_A23;
-- Node name is 'qa0'
-- Equation name is 'qa0', type is output
qa0 = _LC4_B4;
-- Node name is 'qa1'
-- Equation name is 'qa1', type is output
qa1 = _LC8_B4;
-- Node name is 'qa2'
-- Equation name is 'qa2', type is output
qa2 = _LC6_B4;
-- Node name is 'qa3'
-- Equation name is 'qa3', type is output
qa3 = _LC4_A17;
-- Node name is 'qb0'
-- Equation name is 'qb0', type is output
qb0 = _LC3_A17;
-- Node name is 'qb1'
-- Equation name is 'qb1', type is output
qb1 = _LC5_A17;
-- Node name is 'qb2'
-- Equation name is 'qb2', type is output
qb2 = _LC6_A23;
-- Node name is 'qb3'
-- Equation name is 'qb3', type is output
qb3 = _LC8_A23;
-- Node name is '|LPM_ADD_SUB:106|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_B4', type is buried
!_LC2_B4 = _LC2_B4~NOT;
_LC2_B4~NOT = LCELL( _EQ001);
_EQ001 = !aa1 & !ba1
# !aa0 & !aa1
# !aa0 & !ba1
# !aa1 & !ba0
# !ba0 & !ba1;
-- Node name is '|LPM_ADD_SUB:106|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B4', type is buried
!_LC1_B4 = _LC1_B4~NOT;
_LC1_B4~NOT = LCELL( _EQ002);
_EQ002 = !aa2 & !ba2
# !aa2 & !_LC2_B4
# !ba2 & !_LC2_B4;
-- Node name is '|LPM_ADD_SUB:106|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_A17', type is buried
!_LC6_A17 = _LC6_A17~NOT;
_LC6_A17~NOT = LCELL( _EQ003);
_EQ003 = !aa3 & !ba3
# !aa3 & !_LC1_B4
# !ba3 & !_LC1_B4;
-- Node name is '|LPM_ADD_SUB:106|addcore:adder|:73' from file "addcore.tdf" line 315, column 26
-- Equation name is '_LC4_B4', type is buried
_LC4_B4 = LCELL( _EQ004);
_EQ004 = aa0 & !ba0
# !aa0 & ba0;
-- Node name is '|LPM_ADD_SUB:106|addcore:adder|:79' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC8_B4', type is buried
_LC8_B4 = LCELL( _EQ005);
_EQ005 = aa0 & !aa1 & ba0 & !ba1
# !aa0 & !aa1 & ba1
# !aa1 & !ba0 & ba1
# aa0 & aa1 & ba0 & ba1
# !aa0 & aa1 & !ba1
# aa1 & !ba0 & !ba1;
-- Node name is '|LPM_ADD_SUB:106|addcore:adder|:80' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_B4', type is buried
_LC6_B4 = LCELL( _EQ006);
_EQ006 = aa2 & !ba2 & !_LC2_B4
# !aa2 & ba2 & !_LC2_B4
# aa2 & ba2 & _LC2_B4
# !aa2 & !ba2 & _LC2_B4;
-- Node name is '|LPM_ADD_SUB:106|addcore:adder|:81' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_A17', type is buried
_LC4_A17 = LCELL( _EQ007);
_EQ007 = aa3 & !ba3 & !_LC1_B4
# !aa3 & ba3 & !_LC1_B4
# aa3 & ba3 & _LC1_B4
# !aa3 & !ba3 & _LC1_B4;
-- Node name is '|LPM_ADD_SUB:115|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_A17', type is buried
_LC1_A17 = LCELL( _EQ008);
_EQ008 = ab1 & bb1
# ab0 & ab1 & bb0
# ab0 & bb0 & bb1;
-- Node name is '|LPM_ADD_SUB:115|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_A23', type is buried
_LC3_A23 = LCELL( _EQ009);
_EQ009 = ab2 & _LC1_A17
# bb2 & _LC1_A17
# ab2 & bb2;
-- Node name is '|LPM_ADD_SUB:115|addcore:adder|:79' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_A17', type is buried
_LC2_A17 = LCELL( _EQ010);
_EQ010 = ab0 & ab1 & bb0 & bb1
# !ab0 & ab1 & !bb1
# ab1 & !bb0 & !bb1
# !ab0 & !ab1 & bb1
# !ab1 & !bb0 & bb1
# ab0 & !ab1 & bb0 & !bb1;
-- Node name is '|LPM_ADD_SUB:115|addcore:adder|:80' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_A23', type is buried
_LC2_A23 = LCELL( _EQ011);
_EQ011 = ab2 & bb2 & _LC1_A17
# !ab2 & !bb2 & _LC1_A17
# ab2 & !bb2 & !_LC1_A17
# !ab2 & bb2 & !_LC1_A17;
-- Node name is '|LPM_ADD_SUB:115|addcore:adder|:81' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_A23', type is buried
_LC4_A23 = LCELL( _EQ012);
_EQ012 = ab3 & bb3 & _LC3_A23
# !ab3 & !bb3 & _LC3_A23
# ab3 & !bb3 & !_LC3_A23
# !ab3 & bb3 & !_LC3_A23;
-- Node name is '|LPM_ADD_SUB:178|addcore:adder|:75' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_A17', type is buried
_LC8_A17 = LCELL( _EQ013);
_EQ013 = ab0 & !ab1 & !bb0 & bb1
# ab0 & ab1 & !bb0 & !bb1
# !ab0 & !ab1 & bb0 & bb1
# !ab0 & ab1 & bb0 & !bb1;
-- Node name is '|LPM_ADD_SUB:178|addcore:adder|:79' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_A23', type is buried
_LC5_A23 = LCELL( _EQ014);
_EQ014 = ab2 & !bb2 & !_LC1_A17 & _LC8_A17
# !ab2 & bb2 & !_LC1_A17 & _LC8_A17
# ab2 & bb2 & _LC1_A17 & _LC8_A17
# !ab2 & !bb2 & _LC1_A17 & _LC8_A17;
-- Node name is ':220'
-- Equation name is '_LC8_A23', type is buried
_LC8_A23 = LCELL( _EQ015);
_EQ015 = _LC4_A23 & !_LC6_A17
# _LC4_A23 & !_LC5_A23
# !_LC4_A23 & _LC5_A23 & _LC6_A17;
-- Node name is ':226'
-- Equation name is '_LC6_A23', type is buried
_LC6_A23 = LCELL( _EQ016);
_EQ016 = _LC2_A23 & !_LC6_A17
# !_LC2_A23 & _LC6_A17 & _LC8_A17
# _LC2_A23 & !_LC8_A17;
-- Node name is ':232'
-- Equation name is '_LC5_A17', type is buried
_LC5_A17 = LCELL( _EQ017);
_EQ017 = _LC2_A17 & !_LC6_A17
# ab0 & bb0 & _LC2_A17
# !ab0 & !bb0 & _LC2_A17
# ab0 & !bb0 & !_LC2_A17 & _LC6_A17
# !ab0 & bb0 & !_LC2_A17 & _LC6_A17;
-- Node name is ':238'
-- Equation name is '_LC3_A17', type is buried
_LC3_A17 = LCELL( _EQ018);
_EQ018 = ab0 & !bb0 & !_LC6_A17
# !ab0 & bb0 & !_LC6_A17
# ab0 & bb0 & _LC6_A17
# !ab0 & !bb0 & _LC6_A17;
-- Node name is '~251~1'
-- Equation name is '~251~1', location is LC7_A23, type is buried.
-- synthesized logic cell
_LC7_A23 = LCELL( _EQ019);
_EQ019 = ab3 & _LC3_A23
# bb3 & _LC3_A23
# ab3 & bb3;
-- Node name is ':251'
-- Equation name is '_LC1_A23', type is buried
_LC1_A23 = LCELL( _EQ020);
_EQ020 = _LC4_A23 & _LC5_A23 & _LC6_A17
# _LC7_A23;
Project Information f:\maxplus_study\maxshiyan\add8\my_add8.rpt
** COMPILATION SETTINGS & TIMES **
Processing Menu Commands
------------------------
Design Doctor = off
Logic Synthesis:
Synthesis Type Used = Multi-Level
Default Synthesis Style = NORMAL
Logic option settings in 'NORMAL' style for 'FLEX10K' family
CARRY_CHAIN = ignore
CARRY_CHAIN_LENGTH = 32
CASCADE_CHAIN = ignore
CASCADE_CHAIN_LENGTH = 2
DECOMPOSE_GATES = on
DUPLICATE_LOGIC_EXTRACTION = on
MINIMIZATION = full
MULTI_LEVEL_FACTORING = on
NOT_GATE_PUSH_BACK = on
REDUCE_LOGIC = on
REFACTORIZATION = on
REGISTER_OPTIMIZATION = on
RESYNTHESIZE_NETWORK = on
SLOW_SLEW_RATE = off
SUBFACTOR_EXTRACTION = on
IGNORE_SOFT_BUFFERS = on
USE_LPM_FOR_AHDL_OPERATORS = off
Other logic synthesis settings:
Automatic Global Clock = on
Automatic Global Clear = on
Automatic Global Preset = on
Automatic Global Output Enable = on
Automatic Fast I/O = off
Automatic Register Packing = off
Automatic Open-Drain Pins = on
Automatic Implement in EAB = off
Optimize = 5
Default Timing Specifications: None
Cut All Bidir Feedback Timing Paths = on
Cut All Clear & Preset Timing Paths = on
Ignore Timing Assignments = off
Functional SNF Extractor = off
Linked SNF Extractor = off
Timing SNF Extractor = on
Optimize Timing SNF = off
Generate AHDL TDO File = off
Fitter Settings = NORMAL
Use Quartus Fitter = on
Smart Recompile = off
Total Recompile = off
Interfaces Menu Commands
------------------------
EDIF Netlist Writer = off
Verilog Netlist Writer = off
VHDL Netlist Writer = off
Compilation Times
-----------------
Compiler Netlist Extractor 00:00:00
Database Builder 00:00:00
Logic Synthesizer 00:00:00
Partitioner 00:00:01
Fitter 00:00:01
Timing SNF Extractor 00:00:00
Assembler 00:00:01
-------------------------- --------
Total Time 00:00:03
Memory Allocated
-----------------
Peak memory allocated during compilation = 13,567K
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -