⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 musicpro_top.rpt

📁 采用Verilog HDL设计
💻 RPT
📖 第 1 页 / 共 5 页
字号:
B24      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    1/2       7/22( 31%)   
C5       8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    0/2    0/2       4/22( 18%)   
C8       5/ 8( 62%)   1/ 8( 12%)   4/ 8( 50%)    0/2    0/2       3/22( 13%)   
C13      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    2/2    0/2      12/22( 54%)   
C14      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    2/2    0/2      11/22( 50%)   
C15      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    2/2    0/2      11/22( 50%)   
C16      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    2/2    0/2      10/22( 45%)   
C17      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    2/2    0/2      13/22( 59%)   
C18      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    0/2    0/2      11/22( 50%)   
C19      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    0/2    0/2       3/22( 13%)   
C20      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    1/2       1/22(  4%)   
C21      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
C22      8/ 8(100%)   1/ 8( 12%)   7/ 8( 87%)    1/2    0/2       5/22( 22%)   
C23      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    2/2    0/2      11/22( 50%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 3/6      ( 50%)
Total I/O pins used:                            22/53     ( 41%)
Total logic cells used:                        218/576    ( 37%)
Total embedded cells used:                       0/24     (  0%)
Total EABs used:                                 0/3      (  0%)
Average fan-in:                                 3.11/4    ( 77%)
Total fan-in:                                 680/2304    ( 29%)

Total input pins required:                       3
Total input I/O cell registers required:         0
Total output pins required:                     22
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    218
Total flipflops required:                       72
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        72/ 576   ( 12%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   7   3   0   8   0   8   7   0   0   8   7   0     48/0  
 B:      0   0   0   3   0   0   0   0   0   0   0   0   0   8   8   8   8   8   8   7   0   8   8   1   8     83/0  
 C:      0   0   0   0   8   0   0   5   0   0   0   0   0   8   8   8   8   8   8   8   1   1   8   8   0     87/0  

Total:   0   0   0   3   8   0   0   5   0   0   0   0   0  23  19  16  24  16  24  22   1   9  24  16   8    218/0  



Device-Specific Information:e:\amj\2003_2004year\course\eda\2004year\2004_experiment\my_design\music\musicpro_top.rpt
musicpro_top

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   1      -     -    -    --      INPUT                0    0    0    1  clk
  84      -     -    -    --      INPUT  G             0    0    0    2  clr
  44      -     -    -    --      INPUT  G             0    0    0    0  startstop


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:e:\amj\2003_2004year\course\eda\2004year\2004_experiment\my_design\music\musicpro_top.rpt
musicpro_top

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  23      -     -    B    --     OUTPUT                0    0    0    0  high0
  22      -     -    B    --     OUTPUT                0    1    0    0  high1
  21      -     -    B    --     OUTPUT                0    1    0    0  high2
  19      -     -    A    --     OUTPUT                0    1    0    0  high3
  18      -     -    A    --     OUTPUT                0    0    0    0  high4
  17      -     -    A    --     OUTPUT                0    0    0    0  high5
  16      -     -    A    --     OUTPUT                0    1    0    0  high6
  62      -     -    C    --     OUTPUT                0    1    0    0  low0
  61      -     -    C    --     OUTPUT                0    1    0    0  low1
  60      -     -    C    --     OUTPUT                0    1    0    0  low2
  59      -     -    C    --     OUTPUT                0    1    0    0  low3
  58      -     -    C    --     OUTPUT                0    1    0    0  low4
  54      -     -    -    21     OUTPUT                0    1    0    0  low5
  53      -     -    -    20     OUTPUT                0    1    0    0  low6
  36      -     -    -    07     OUTPUT                0    1    0    0  mid0
  35      -     -    -    06     OUTPUT                0    1    0    0  mid1
  30      -     -    C    --     OUTPUT                0    1    0    0  mid2
  29      -     -    C    --     OUTPUT                0    1    0    0  mid3
  28      -     -    C    --     OUTPUT                0    1    0    0  mid4
  27      -     -    C    --     OUTPUT                0    1    0    0  mid5
  25      -     -    B    --     OUTPUT                0    1    0    0  mid6
  52      -     -    -    19     OUTPUT                0    1    0    0  speaker


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:e:\amj\2003_2004year\course\eda\2004year\2004_experiment\my_design\music\musicpro_top.rpt
musicpro_top

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      2     -    A    23       AND2                0    3    0    3  |clkdiv:18|lpm_add_sub:131|addcore:adder|:135
   -      1     -    A    23       AND2                0    3    0    3  |clkdiv:18|lpm_add_sub:131|addcore:adder|:143
   -      1     -    A    14       AND2                0    2    0    3  |clkdiv:18|lpm_add_sub:131|addcore:adder|:147
   -      3     -    A    16       AND2                0    3    0    3  |clkdiv:18|lpm_add_sub:131|addcore:adder|:155
   -      8     -    A    16       AND2                0    3    0    3  |clkdiv:18|lpm_add_sub:131|addcore:adder|:163
   -      5     -    A    13       AND2                0    3    0    3  |clkdiv:18|lpm_add_sub:131|addcore:adder|:171
   -      4     -    A    13       AND2                0    3    0    4  |clkdiv:18|lpm_add_sub:131|addcore:adder|:179
   -      6     -    A    22       AND2                0    2    0    1  |clkdiv:18|lpm_add_sub:131|addcore:adder|:183
   -      4     -    A    22       AND2                0    4    0    2  |clkdiv:18|lpm_add_sub:131|addcore:adder|:191
   -      1     -    A    22       AND2                0    2    0    3  |clkdiv:18|lpm_add_sub:131|addcore:adder|:195
   -      4     -    A    18       AND2                0    3    0    3  |clkdiv:18|lpm_add_sub:131|addcore:adder|:203
   -      7     -    A    18       AND2                0    2    0    1  |clkdiv:18|lpm_add_sub:131|addcore:adder|:207
   -      2     -    A    19       DFFE                0    2    0    2  |clkdiv:18|clk6M_cnt1 (|clkdiv:18|:8)
   -      3     -    A    19       DFFE                0    2    0    2  |clkdiv:18|clk6M_cnt0 (|clkdiv:18|:9)
   -      6     -    A    19       DFFE                1    3    0   14  |clkdiv:18|:26
   -      1     -    A    13        OR2    s           0    4    0    1  |clkdiv:18|~28~1
   -      1     -    A    16        OR2    s           0    4    0    1  |clkdiv:18|~28~2
   -      2     -    A    16        OR2    s           0    4    0    1  |clkdiv:18|~28~3
   -      2     -    A    18        OR2    s           0    4    0    1  |clkdiv:18|~28~4
   -      3     -    A    22        OR2    s           0    4    0    1  |clkdiv:18|~28~5
   -      2     -    A    14        OR2        !       0    4    0   23  |clkdiv:18|:28
   -      8     -    A    18       DFFE                0    4    0    1  |clkdiv:18|clk4_cnt22 (|clkdiv:18|:103)
   -      6     -    A    18       DFFE                0    4    0    2  |clkdiv:18|clk4_cnt21 (|clkdiv:18|:104)
   -      5     -    A    18       DFFE                0    3    0    3  |clkdiv:18|clk4_cnt20 (|clkdiv:18|:105)
   -      3     -    A    18       DFFE                0    4    0    2  |clkdiv:18|clk4_cnt19 (|clkdiv:18|:106)
   -      1     -    A    18       DFFE                0    3    0    3  |clkdiv:18|clk4_cnt18 (|clkdiv:18|:107)
   -      8     -    A    22       DFFE                0    3    0    2  |clkdiv:18|clk4_cnt17 (|clkdiv:18|:108)
   -      7     -    A    22       DFFE                0    4    0    2  |clkdiv:18|clk4_cnt16 (|clkdiv:18|:109)
   -      5     -    A    22       DFFE                0    4    0    3  |clkdiv:18|clk4_cnt15 (|clkdiv:18|:110)
   -      2     -    A    22       DFFE                0    3    0    4  |clkdiv:18|clk4_cnt14 (|clkdiv:18|:111)
   -      7     -    A    13       DFFE                0    4    0    2  |clkdiv:18|clk4_cnt13 (|clkdiv:18|:112)
   -      6     -    A    13       DFFE                0    3    0    3  |clkdiv:18|clk4_cnt12 (|clkdiv:18|:113)
   -      3     -    A    13       DFFE                0    4    0    2  |clkdiv:18|clk4_cnt11 (|clkdiv:18|:114)
   -      2     -    A    13       DFFE                0    3    0    3  |clkdiv:18|clk4_cnt10 (|clkdiv:18|:115)
   -      6     -    A    16       DFFE                0    4    0    2  |clkdiv:18|clk4_cnt9 (|clkdiv:18|:116)
   -      5     -    A    16       DFFE                0    3    0    3  |clkdiv:18|clk4_cnt8 (|clkdiv:18|:117)
   -      4     -    A    16       DFFE                0    4    0    2  |clkdiv:18|clk4_cnt7 (|clkdiv:18|:118)
   -      7     -    A    16       DFFE                0    3    0    3  |clkdiv:18|clk4_cnt6 (|clkdiv:18|:119)
   -      3     -    A    14       DFFE                0    3    0    2  |clkdiv:18|clk4_cnt5 (|clkdiv:18|:120)
   -      7     -    A    23       DFFE                0    4    0    1  |clkdiv:18|clk4_cnt4 (|clkdiv:18|:121)
   -      6     -    A    23       DFFE                0    3    0    2  |clkdiv:18|clk4_cnt3 (|clkdiv:18|:122)
   -      5     -    A    23       DFFE                0    4    0    1  |clkdiv:18|clk4_cnt2 (|clkdiv:18|:123)
   -      3     -    A    23       DFFE                0    3    0    2  |clkdiv:18|clk4_cnt1 (|clkdiv:18|:124)
   -      4     -    A    23       DFFE                0    1    0    3  |clkdiv:18|clk4_cnt0 (|clkdiv:18|:125)
   -      7     -    A    19       DFFE                0    2    0   29  |clkdiv:18|:127
   -      5     -    A    19       AND2        !       1    1    0    1  |clkdiv:18|:129
   -      8     -    B    14       AND2                0    3    0    3  |musicpro_try:19|lpm_add_sub:2384|addcore:adder|:125
   -      1     -    B    14       AND2                0    2    0    8  |musicpro_try:19|lpm_add_sub:2384|addcore:adder|:129
   -      3     -    B    21       AND2                0    3    0    3  |musicpro_try:19|lpm_add_sub:2384|addcore:adder|:137
   -      7     -    B    14        OR2                0    3    0    3  |musicpro_try:19|lpm_add_sub:2384|addcore:adder|:150
   -      6     -    B    14        OR2                0    2    0    9  |musicpro_try:19|lpm_add_sub:2384|addcore:adder|:151
   -      8     -    B    24        OR2                0    3    0    5  |musicpro_try:19|lpm_add_sub:2384|addcore:adder|:153
   -      2     -    C    14       AND2                0    2    0    2  |musicpro_try:19|lpm_add_sub:2385|addcore:adder|:95
   -      1     -    C    17       AND2                0    2    0    2  |musicpro_try:19|lpm_add_sub:2385|addcore:adder|:99
   -      4     -    C    17       AND2                0    2    0    2  |musicpro_try:19|lpm_add_sub:2385|addcore:adder|:103
   -      1     -    C    15       AND2                0    2    0    2  |musicpro_try:19|lpm_add_sub:2385|addcore:adder|:107
   -      2     -    C    15       AND2                0    2    0    2  |musicpro_try:19|lpm_add_sub:2385|addcore:adder|:111
   -      3     -    C    15       AND2                0    2    0    2  |musicpro_try:19|lpm_add_sub:2385|addcore:adder|:115
   -      1     -    C    23       AND2                0    2    0    2  |musicpro_try:19|lpm_add_sub:2385|addcore:adder|:119
   -      1     -    C    13       AND2                0    2    0    2  |musicpro_try:19|lpm_add_sub:2385|addcore:adder|:123
   -      2     -    C    13       AND2                0    2    0    2  |musicpro_try:19|lpm_add_sub:2385|addcore:adder|:127
   -      8     -    C    13       AND2                0    2    0    2  |musicpro_try:19|lpm_add_sub:2385|addcore:adder|:131
   -      2     -    C    16       AND2                0    2    0    3  |musicpro_try:19|lpm_add_sub:2385|addcore:adder|:135
   -      3     -    C    16       AND2                0    3    0   14  |musicpro_try:19|:18
   -      8     -    B    21       DFFE                0    4    0    2  |musicpro_try:19|counter7 (|musicpro_try:19|:36)
   -      7     -    B    21       DFFE                0    3    0    3  |musicpro_try:19|counter6 (|musicpro_try:19|:37)
   -      5     -    B    24       DFFE                0    2    0   15  |musicpro_try:19|counter5 (|musicpro_try:19|:38)
   -      1     -    B    16       DFFE                0    2    0   13  |musicpro_try:19|counter4 (|musicpro_try:19|:39)
   -      7     -    B    24       DFFE                0    3    0   12  |musicpro_try:19|counter3 (|musicpro_try:19|:40)
   -      4     -    B    14       DFFE                0    2    0    8  |musicpro_try:19|counter2 (|musicpro_try:19|:41)
   -      5     -    B    14       DFFE                0    2    0    8  |musicpro_try:19|counter1 (|musicpro_try:19|:42)
   -      4     -    B    21       DFFE                0    2    0   10  |musicpro_try:19|counter0 (|musicpro_try:19|:43)
   -      5     -    B    13        OR2    s           0    2    0    3  |musicpro_try:19|~44~1
   -      6     -    B    13        OR2    s           0    3    0    1  |musicpro_try:19|~44~2
   -      1     -    B    13        OR2        !       0    4    0   14  |musicpro_try:19|:44
   -      2     -    B    24       AND2                0    2    0    3  |musicpro_try:19|:58
   -      3     -    B    16        OR2                0    3    0    3  |musicpro_try:19|:59
   -      5     -    B    22       AND2                0    2    0    1  |musicpro_try:19|:60
   -      2     -    B    14       AND2                0    2    0    9  |musicpro_try:19|:61
   -      3     -    B    14        OR2                0    3    0   12  |musicpro_try:19|:62
   -      6     -    B    21       AND2                0    2    0    4  |musicpro_try:19|:63
   -      3     -    B    13       AND2                0    3    0    1  |musicpro_try:19|:72
   -      3     -    B    17       AND2    s           0    2    0    6  |musicpro_try:19|~122~1
   -      8     -    B    13       AND2                0    4    0    1  |musicpro_try:19|:122
   -      6     -    B    15        OR2    s           0    4    0    1  |musicpro_try:19|~147~1
   -      1     -    B    17       AND2    s           0    4    0    2  |musicpro_try:19|~372~1
   -      1     -    B    21        OR2    s           0    4    0    4  |musicpro_try:19|~497~1
   -      1     -    B    15        OR2    s           0    4    0    2  |musicpro_try:19|~497~2
   -      8     -    B    16       AND2    s           0    4    0    4  |musicpro_try:19|~522~1
   -      3     -    B    15       AND2    s           0    2    0    4  |musicpro_try:19|~547~1
   -      5     -    B    16       AND2    s           0    3    0    1  |musicpro_try:19|~572~1
   -      2     -    B    17       AND2    s           0    4    0    2  |musicpro_try:19|~1022~1
   -      4     -    B    17       AND2    s           0    4    0    2  |musicpro_try:19|~1147~1
   -      7     -    B    15       DFFE                0    5    0    8  |musicpro_try:19|:1375
   -      2     -    B    21        OR2    s   !       0    2    0    6  |musicpro_try:19|~1644~1
   -      5     -    B    21       AND2    s           0    2    0    6  |musicpro_try:19|~1644~2
   -      6     -    B    22       AND2    s           0    3    0    2  |musicpro_try:19|~1644~3
   -      4     -    B    18       AND2    s   !       0    2    0    3  |musicpro_try:19|~1644~4

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -