⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 receive.bld

📁 结合XILINXCPLD所做的模拟RS232通信verilog源程序
💻 BLD
字号:
Release 4.1WP3.x - ngdbuild E.33Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.Command Line: ngdbuild -dd _ngo -uc receive.ucf -p XC9500 receive.ngc
receive.ngd Reading NGO file "C:/WINDOWS/Desktop/receive/receive.ngc" ...Reading component libraries for design expansion...Running LogiBLOX expansion on symbol "clock_div_Madd__n0000_Mxor_Result_1"...WARNING:LBEngine:353 - Module clock_div_Madd__n0000_Mxor_Result_1 : All styles
   for SIMPLE_GATES are implemented identically  for the XC9500 family.Running LogiBLOX expansion on symbol "clock_div_Madd__n0000_Mxor_Result_2"...WARNING:LBEngine:353 - Module clock_div_Madd__n0000_Mxor_Result_2 : All styles
   for SIMPLE_GATES are implemented identically  for the XC9500 family.Running LogiBLOX expansion on symbol "clock_div_Madd__n0000_Mxor_Result_3"...WARNING:LBEngine:353 - Module clock_div_Madd__n0000_Mxor_Result_3 : All styles
   for SIMPLE_GATES are implemented identically  for the XC9500 family.Running LogiBLOX expansion on symbol "clock_div_Madd__n0000_Mxor_Result_4"...WARNING:LBEngine:353 - Module clock_div_Madd__n0000_Mxor_Result_4 : All styles
   for SIMPLE_GATES are implemented identically  for the XC9500 family.Running LogiBLOX expansion on symbol "clock_div_Madd__n0000_Mxor_Result_5"...WARNING:LBEngine:353 - Module clock_div_Madd__n0000_Mxor_Result_5 : All styles
   for SIMPLE_GATES are implemented identically  for the XC9500 family.Running LogiBLOX expansion on symbol "clock_div_Madd__n0000_Mxor_Result_6"...WARNING:LBEngine:353 - Module clock_div_Madd__n0000_Mxor_Result_6 : All styles
   for SIMPLE_GATES are implemented identically  for the XC9500 family.Running LogiBLOX expansion on symbol "Madd__n0023_Mxor_Result_1"...WARNING:LBEngine:353 - Module Madd__n0023_Mxor_Result_1 : All styles for
   SIMPLE_GATES are implemented identically  for the XC9500 family.Running LogiBLOX expansion on symbol "Madd__n0023_Mxor_Result_2"...WARNING:LBEngine:353 - Module Madd__n0023_Mxor_Result_2 : All styles for
   SIMPLE_GATES are implemented identically  for the XC9500 family.Running LogiBLOX expansion on symbol "Madd__n0023_Mxor_Result_3"...WARNING:LBEngine:353 - Module Madd__n0023_Mxor_Result_3 : All styles for
   SIMPLE_GATES are implemented identically  for the XC9500 family.Running LogiBLOX expansion on symbol "Madd__old_bit_cnt_3_Mxor_Result_1"...WARNING:LBEngine:353 - Module Madd__old_bit_cnt_3_Mxor_Result_1 : All styles for
   SIMPLE_GATES are implemented identically  for the XC9500 family.Running LogiBLOX expansion on symbol "Madd__old_bit_cnt_3_Mxor_Result_2"...WARNING:LBEngine:353 - Module Madd__old_bit_cnt_3_Mxor_Result_2 : All styles for
   SIMPLE_GATES are implemented identically  for the XC9500 family.Running LogiBLOX expansion on symbol "Madd__old_bit_cnt_3_Mxor_Result_3"...WARNING:LBEngine:353 - Module Madd__old_bit_cnt_3_Mxor_Result_3 : All styles for
   SIMPLE_GATES are implemented identically  for the XC9500 family.Annotating constraints to design from file "receive.ucf" ...Checking timing specifications ...Checking expanded design ...NGDBUILD Design Results Summary:  Number of errors:     0  Number of warnings:   0Writing NGD file "receive.ngd" ...Writing NGDBUILD log file "receive.bld"...

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -