⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 clock.rpt

📁 verilog编写实用多功能电子表
💻 RPT
📖 第 1 页 / 共 5 页
字号:
   -      6     -    A    17        OR2        !       0    4    0    5  :612
   -      8     -    A    17        OR2        !       0    4    0    5  :624
   -      7     -    A    17       AND2    s           0    2    0    3  ~661~1
   -      6     -    A    20       DFFE                0    4    0    3  ahour7 (:671)
   -      3     -    A    20       DFFE                0    4    0    4  ahour6 (:672)
   -      2     -    A    20       DFFE                0    4    0    6  ahour5 (:673)
   -      4     -    A    20       DFFE                0    3    0    6  ahour4 (:674)
   -      1     -    A    17       DFFE                0    4    0    4  ahour3 (:675)
   -      5     -    A    17       DFFE                0    3    0    6  ahour2 (:676)
   -      4     -    A    17       DFFE                0    3    0    5  ahour1 (:677)
   -      3     -    A    17       DFFE                0    1    0    6  ahour0 (:678)
   -      2     -    A    08        OR2    s           0    2    0    2  ~699~1
   -      1     -    A    20        OR2    s           0    4    0    2  ~699~2
   -      5     -    A    02        OR2    s           0    4    0    1  ~699~3
   -      6     -    A    02        OR2    s           0    3    0    1  ~699~4
   -      7     -    A    02        OR2    s           0    4    0    1  ~699~5
   -      4     -    A    02        OR2                0    4    1    1  :699
   -      5     -    B    12       AND2    s           0    3    0    2  ~753~1
   -      8     -    A    22        OR2    s           0    4    0    1  ~753~2
   -      5     -    A    01        OR2    s           0    4    0    1  ~753~3
   -      6     -    A    05       AND2    s           3    1    0    1  ~753~4
   -      6     -    A    06        OR2    s           0    4    0    1  ~753~5
   -      8     -    A    06        OR2    s           0    4    0    1  ~753~6
   -      2     -    A    03        OR2    s           0    4    0    1  ~753~7
   -      1     -    A    06       AND2    s           0    4    0    1  ~753~8
   -      6     -    A    01        OR2    s           0    4    0    1  ~753~9
   -      4     -    A    01       AND2    s           0    4    0    1  ~753~10
   -      2     -    A    13        OR2    s           0    4    0    1  ~753~11
   -      5     -    A    20        OR2    s           0    4    0    1  ~753~12
   -      5     -    A    22       AND2                0    4    0    1  :753
   -      6     -    B    12        OR2        !       0    4    0    2  :767
   -      2     -    B    11        OR2        !       0    4    0    1  :785
   -      6     -    A    07        OR2    s           0    4    0    1  ~802~1
   -      7     -    A    07       AND2    s           0    3    0    1  ~802~2
   -      4     -    B    11       AND2    s           0    4    0    1  ~812~1
   -      1     -    A    07       AND2    s           0    4    0    1  ~812~2
   -      2     -    A    07       AND2    s           0    4    0    1  ~812~3
   -      8     -    A    07        OR2    s   !       0    2    0    3  ~813~1
   -      2     -    A    10       DFFE   +            0    1    0    1  sound1 (:862)
   -      1     -    A    10       DFFE   +            0    0    0    2  sound0 (:863)
   -      4     -    A    10       DFFE   +            0    2    0    1  ear (:867)
   -      3     -    A    07        OR2    s           1    3    0    1  ~875~1
   -      4     -    A    07       AND2    s           0    4    0    1  ~875~2
   -      5     -    A    07        OR2                0    4    1    0  :880
   -      6     -    C    01        OR2        !       0    3    0   28  :882
   -      1     -    A    09       AND2        !       0    3    0   24  :919
   -      3     -    A    19        OR2    s           0    4    0    1  ~929~1
   -      8     -    A    19        OR2                0    4    1    1  :929
   -      1     -    A    16        OR2    s           0    4    0    1  ~930~1
   -      6     -    A    16        OR2                0    4    1    1  :930
   -      2     -    A    19        OR2    s           0    4    0    1  ~931~1
   -      6     -    A    19        OR2                0    4    1    1  :931
   -      8     -    A    11        OR2    s           0    4    0    1  ~932~1
   -      2     -    A    11        OR2                0    4    1    1  :932
   -      1     -    A    19        OR2    s           0    4    0    1  ~933~1
   -      7     -    A    19        OR2                0    4    1    1  :933
   -      7     -    A    11        OR2    s           0    4    0    1  ~934~1
   -      3     -    A    11        OR2                0    4    1    1  :934
   -      3     -    A    01        OR2    s           0    4    0    1  ~935~1
   -      8     -    A    01        OR2                0    4    1    1  :935
   -      7     -    A    23        OR2    s           0    4    0    1  ~936~1
   -      4     -    A    23        OR2                0    4    1    1  :936
   -      6     -    A    11        OR2    s           0    4    0    1  ~972~1
   -      5     -    A    11        OR2                0    4    1    1  :972
   -      4     -    A    11        OR2    s           0    4    0    1  ~973~1
   -      1     -    A    11        OR2                0    4    1    1  :973
   -      2     -    A    01        OR2    s           0    4    0    1  ~974~1
   -      1     -    A    01        OR2                0    4    1    1  :974
   -      4     -    A    09        OR2    s           0    4    0    1  ~975~1
   -      5     -    A    09        OR2                0    4    1    1  :975
   -      3     -    A    09        OR2    s           0    4    0    1  ~976~1
   -      8     -    A    09        OR2                0    4    1    1  :976
   -      2     -    A    09        OR2    s           0    4    0    1  ~977~1
   -      7     -    A    09        OR2                0    4    1    1  :977
   -      4     -    A    03        OR2    s           0    4    0    1  ~978~1
   -      3     -    A    03        OR2                0    4    1    1  :978
   -      1     -    A    03        OR2    s           0    4    0    1  ~979~1
   -      7     -    A    03        OR2                0    4    1    1  :979
   -      7     -    B    12        OR2                0    3    1    0  :1015
   -      4     -    B    12        OR2                0    3    1    0  :1016
   -      1     -    B    12        OR2                0    3    1    0  :1017
   -      2     -    B    12        OR2                0    3    1    0  :1018
   -      8     -    B    12        OR2                0    3    1    0  :1019
   -      3     -    B    12        OR2                0    3    1    0  :1020
   -      1     -    B    05        OR2                0    3    1    0  :1021
   -      2     -    A    16        OR2                0    3    1    0  :1022
   -      3     -    C    11       AND2                0    3    0    1  :1023
   -      5     -    C    11       DFFE   +            0    2    1    2  :1037
   -      7     -    C    11       DFFE   +            0    2    1    2  :1038
   -      2     -    C    11       DFFE   +            0    0    1    3  :1039
   -      1     -    C    11       DFFE   +            0    1    0    8  clk_100Hz (:1042)
   -      2     -    C    18        OR2    s           0    4    0    4  ~1044~1
   -      4     -    C    14        OR2        !       0    4    0    8  :1056
   -      8     -    C    18        OR2                0    4    0    1  :1079
   -      4     -    C    18        OR2                0    4    0    1  :1080
   -      3     -    C    18        OR2                0    4    0    1  :1089
   -      1     -    C    05       DFFE   +            0    0    1    8  :1105
   -      5     -    C    18       DFFE                0    5    1    2  :1107
   -      1     -    C    18       DFFE                0    5    1    3  :1108
   -      6     -    C    14       DFFE                0    3    1    4  :1109
   -      6     -    C    18       DFFE                0    4    1    5  :1110
   -      3     -    C    14       DFFE                0    4    1    1  :1111
   -      5     -    C    14       DFFE                0    4    1    2  :1112
   -      1     -    C    14       DFFE                0    4    1    3  :1113
   -      2     -    C    14       DFFE                0    2    1    4  :1114
   -      8     -    B    06        OR2                0    4    1    0  :1160
   -      6     -    B    06        OR2                0    3    1    0  :1172


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:                             c:\max2work\clock.rpt
clock

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      45/ 96( 46%)    24/ 48( 50%)     8/ 48( 16%)    0/16(  0%)     10/16( 62%)     0/16(  0%)
B:      13/ 96( 13%)    17/ 48( 35%)     0/ 48(  0%)    0/16(  0%)      9/16( 56%)     0/16(  0%)
C:       5/ 96(  5%)     3/ 48(  6%)     5/ 48( 10%)    0/16(  0%)      9/16( 56%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      4/24( 16%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
02:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
03:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
10:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
11:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      4/24( 16%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
15:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
20:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:                             c:\max2work\clock.rpt
clock

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       21         clk
DFF         10         clk_1Hz
LCELL        9         :225
DFF          9         clk_100Hz
LCELL        8         :349
LCELL        8         :487
LCELL        8         :610
INPUT        6         clk_1k
INPUT        5         turn
INPUT        3         mode
DFF          2         clk_2Hz
INPUT        1         start_end


Device-Specific Information:                             c:\max2work\clock.rpt
clock

** EQUATIONS **

change   : INPUT;
clk      : INPUT;
clk_1k   : INPUT;
mode     : INPUT;
start_end : INPUT;
turn     : INPUT;

-- Node name is ':678' = 'ahour0' 
-- Equation name is 'ahour0', location is LC3_A17, type is buried.
ahour0   = DFFE(!ahour0,  _LC1_A23,  VCC,  VCC,  VCC);

-- Node name is ':677' = 'ahour1' 
-- Equation name is 'ahour1', location is LC4_A17, type is buried.
ahour1   = DFFE( _EQ001,  _LC1_A23,  VCC,  VCC,  VCC);
  _EQ001 = !ahour0 &  ahour1 &  _LC7_A17
         #  ahour0 & !ahour1 &  _LC7_A17;

-- Node name is ':676' = 'ahour2' 
-- Equation name is 'ahour2', location is LC5_A17, type is buried.
ahour2   = DFFE( _EQ002,  _LC1_A23,  VCC,  VCC,  VCC);
  _EQ002 =  ahour2 & !_LC2_A17 &  _LC7_A17
         # !ahour2 &  _LC2_A17 &  _LC7_A17;

-- Node name is ':675' = 'ahour3' 
-- Equation name is 'ahour3', location is LC1_A17, type is buried.
ahour3   = DFFE( _EQ003,  _LC1_A23,  VCC,  VCC,  VCC);
  _EQ003 = !ahour2 &  ahour3 &  _LC7_A17
         #  ahour3 & !_LC2_A17 &  _LC7_A17
         #  ahour2 & !ahour3 &  _LC2_A17 &  _LC7_A17;

-- Node name is ':674' = 'ahour4' 
-- Equation name is 'ahour4', location is LC4_A20, type is buried.
ahour4   = DFFE( _EQ004,  _LC1_A23,  VCC,  VCC,  VCC);
  _EQ004 =  ahour4 & !_LC6_A17 & !_LC8_A17
         # !ahour4 & !_LC6_A17 &  _LC8_A17;

-- Node name is ':673' = 'ahour5' 
-- Equation name is 'ahour5', location is LC2_A20, type is buried.
ahour5   = DFFE( _EQ005,  _LC1_A23,  VCC,  VCC,  VCC);
  _EQ005 = !ahour4 &  ahour5 & !_LC6_A17
         #  ahour4 & !ahour5 & !_LC6_A17 &  _LC8_A17
         #  ahour5 & !_LC6_A17 & !_LC8_A17;

-- Node name is ':672' = 'ahour6' 
-- Equation name is 'ahour6', location is LC3_A20, type is buried.
ahour6   = DFFE( _EQ006,  _LC1_A23,  VCC,  VCC,  VCC);
  _EQ006 =  ahour6 & !_LC6_A17 & !_LC7_A20
         # !ahour6 & !_LC6_A17 &  _LC7_A20 &  _LC8_A17
         #  ahour6 & !_LC6_A17 & !_LC8_A17;

-- Node name is ':671' = 'ahour7' 
-- Equation name is 'ahour7', location is LC6_A20, type is buried.
ahour7   = DFFE( _EQ007,  _LC1_A23,  VCC,  VCC,  VCC);
  _EQ007 =  ahour7 & !_LC6_A17 & !_LC8_A20
         # !ahour7 & !_LC6_A17 &  _LC8_A17 &  _LC8_A20
         #  ahour7 & !_LC6_A17 & !_LC8_A17;

-- Node name is 'alert' 
-- Equation name is 'alert', type is output 
alert    =  _LC5_A7;

-- Node name is ':417' = 'amin0' 
-- Equation name is 'amin0', location is LC8_A3, type is buried.
amin0    = DFFE(!amin0,  _LC4_B3,  VCC,  VCC,  VCC);

-- Node name is ':416' = 'amin1' 
-- Equation name is 'amin1', location is LC3_A2, type is buried.
amin1    = DFFE( _EQ008,  _LC4_B3,  VCC,  VCC,  VCC);
  _EQ008 = !amin0 &  amin1 & !_LC8_A2
         #  amin0 & !amin1 & !_LC8_A2;

-- Node name is ':415' = 'amin2' 
-- Equation name is 'amin2', location is LC1_A2, type is buried.
amin2    = DFFE( _EQ009,  _LC4_B3,  VCC,  VCC,  VCC);
  _EQ009 = !amin1 &  amin2 & !_LC8_A2
         # !amin0 &  amin2 & !_LC8_A2

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -