ss_use.tdf

verilog编写实用多功能电子表

SUBDESIGN ss_use 
(
   ss_in	: MACHINE INPUT;
   out		: OUTPUT;
)
BEGIN
   out = (ss_in == s2) OR (ss_in == s4);
END;