On a distributed algorithm based on FPGA pipelined FIR filter of the article. VHDL/FPGA/Verilog 1277 K 54 次下载 2017-08-18