VHDL code for a clock divider by 27 circuit with a resulting waveform with 50％ duty cycle.. - 免费下载

VHDL/FPGA/Verilog资源 文件大小：4 K

📋 资源详细信息

文件格式
RAR
所属分类
VHDL/FPGA/Verilog
上传用户
上传时间
文件大小
4 K
所需积分
2 积分
推荐指数
⭐⭐⭐⭐ (4/5)

💡 温馨提示：本资源由用户 akk79600872 上传分享，仅供学习交流使用。如有侵权，请联系我们删除。

资源简介

VHDL code for a clock divider by 27 circuit with a resulting waveform with 50％ duty cycle..

源码文件列表

📂 共 1 个源码文件 点击文件名可在线查看源代码

💡
温馨提示：点击文件名或"查看源码"按钮可在线浏览源代码，支持语法高亮显示。

立即下载此资源

提示：下载后请用压缩软件解压，推荐使用 WinRAR 或 7-Zip

资源说明

📥 下载说明

  • 下载需消耗 2积分
  • 24小时内重复下载不扣分
  • 支持断点续传
  • 资源永久有效

📦 使用说明

  • 下载后用解压软件解压
  • 推荐 WinRAR 或 7-Zip
  • 如有密码请查看说明
  • 解压后即可使用

🎁 积分获取

  • 上传资源获得积分
  • 每日签到免费领取
  • 邀请好友注册奖励
  • 查看详情 →

相关标签

点击标签查看更多相关资源：

相关资源推荐

1

VHDL code for a clock divider by 27 circuit with a resulting waveform with 50％ duty cycle..

VHDL code for a clock divider by 27 circuit with a resulting waveform with 50％ duty cycle.....
2014-01-05 29 次下载 1114 次浏览
2

vhdl code for ALU.i think by reading his code..it will be very easy for you to design an Alu.

vhdl code for ALU.i think by reading his code..it will be very easy for you to design an Alu....
2013-12-27 155 次下载 1088 次浏览
3

vhdl code for a 16 bit decoder design

vhdl code for a 16 bit decoder design...
2014-01-21 170 次下载 1080 次浏览
4

A VHDL source code for testing the digits and the switches on a spartan 3 basys board

A VHDL source code for testing the digits and the switches on a spartan 3 basys board...
2013-12-29 105 次下载 1076 次浏览
5

this is a vhdl code for a bus

this is a vhdl code for a bus...
2017-07-05 90 次下载 1073 次浏览
6

this is a vhdl code for usb

this is a vhdl code for usb...
2017-07-05 44 次下载 1084 次浏览
7

matlab code for image fusion used by canga.

matlab code for image fusion used by canga....
2013-12-27 124 次下载 1098 次浏览
8

The program is written with Vc language,working for logon the net by dialing ,the is a release versi

The program is written with Vc language,working for logon the net by dialing ,the is a release version....
2016-04-13 24 次下载 1075 次浏览
9

A clock writing by Verilog which can count from 00:00 to 23:59. with a C file to see the simulation

A clock writing by Verilog which can count from 00:00 to 23:59. with a C file to see the simulation results. A co-design...
2016-10-12 77 次下载 1111 次浏览
10

VHDL code for the square root.

VHDL code for the square root....
2013-12-16 105 次下载 1047 次浏览