RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the

VHDL/FPGA/Verilog 347 K 145 次下载 2017-07-30

资源详细信息

文件格式

ZIP

文件大小

347 K

资源分类

VHDL/FPGA/Verilog

上传者

xieqinplay

发布时间

2017-07-30 10:41

下载统计

145 次

所需积分

2 积分

RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the - 资源详细说明

RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the simple SR latch, where S and R stand for set and reset. It can be constructed from a pair of cross-coupled NOR (Not OR) logic gates. The stored bit is present on the output marked Q. Normally, in storage mode, the S and R inputs are both low, and feedback maintains the Q and Q outputs in a constant state, with Q the complement of Q. If S (Set) is pulsed high while R is held low, then the Q output is forced high, and stays high when S returns to low similarly, if R (Reset) is pulsed high while S is held low, then the Q output is forced low, and stays low when R returns to low.

RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the - 源码文件列表

本资源包含 34 个源码文件支持在线预览，点击文件名即可查看

regkeys

RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the

资源详细信息

RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the - 资源详细说明

RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the - 源码文件列表

立即下载 RS_latch using vhdl, When usi

下载说明与使用指南

下载说明

使用说明

积分获取方式

相关技术标签

相关VHDL/FPGA/Verilog资源推荐