It s a counter which count to up, when on the all positions are "1", it count to down VHDL/FPGA/Verilog 2 K 159 次下载 2017-07-21