代码搜索结果

'timesclae 1ns/1ps module decoder3x8(a,b,c,en,z); input a,b,c,en; output [0:7] z; wire nota,notb,notc; assign #1 nota = ~a; assign #1 notb = ~b; assign #1 notc = ~c;

module fifo(data_out,fifo_full,fifo_he,fifo_hf,fifo_empty,clk,reset,write,read,data_in); parameter FIFO_WIDTH=8; parameter FIFO_DEPTH=8; parameter FIFO_PTR_WDTH=3; output [FIFO_WIDTH-1:0]

module binarytogray (clk, reset, binary_input, gray_output); input clk, reset; input [3:0] binary_input; output gray_output; reg [3:0] gray_output; always @ (posedge cl

///////////////////////////////////////////////////////////////// ////////Module name:sequence_detect //////// ////////Function :detect the

module encoder8x3(in,out); input [7:0] in; output [2:0] out; reg [2:0] out; always @(in) case(in) 8'b0000_0001:out=0; 8'b0000_0010:out=1; 8'b0000_0100:out=2; 8'b0000_1000:out=3; 8'b0

module adder_8bit_1(a,b,cin,out,carry); input [7:0] a, b; input cin; output [7:0] out; output carry; reg [7:0] out; reg carry; always@(a or b

`timescale 1ns / 10ps

`include "timescale.v" module tst_saa7113 (error,dsprst,xreset,saareset,ARDY,ED_O,ED_OEN_O,SRAM_1_EA,SRAM_2_EA,SRAM_1_O_ED,SRAM_2_O_ED); //REGS reg reset; reg clk;//50MHz reg llck;//here

///////////////////////////////////////////////////////////////////// //// //// //// LWB rev 1.2 -- SAA7113 Control Logic

///////////////////////////////////////////////////////////////////// //// //// //// LWB rev 1.2 -- BUS CHANGE FOR TWO SRAMS