This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone.
This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently suppor...
smart+bus+stop技术资料下载专区,收录500份相关技术文档、开发源码、电路图纸等优质工程师资源,全部免费下载。
This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently suppor...
Jh_cpu is a cpu with 12 address,8 data bus, adn give direct address ,indirect address two addressin way.
SD卡控制器IP. 兼容SD卡协议2.0。与wishbone bus 接口,方便与其他IP连接使用。
load flow algorithm, with entering bus data and line data it solves the load flow with newton method.
该参考设计使用纳米级电源运算放大器、比较器和 2.4GHz 的 SimpleLink™ 超低功耗无线微控制器 (MCU) 平台,演示了低功耗无线移动探测器的实施。这些技术可实现极长...
This program is a series of 51 single-chip microcomputer simulation IIC bus, the memory of the 24 operations