源码文件
CloSpan: Mining Closed Sequential Patterns Author: Xifeng Yan, University of Illinois at Urbana-Champaign The program is built u…
sequential+logic 源代码
汇集 sequential+logic 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
收录资源 500 份
全站深度检索
共匹配 500 份工程资源
· 第 44 / 50 页
源码文件
-- Quad D-Type Flip-flop -- This example shows how a conditional signal assignment statement could be used to describe sequential…
源码文件
AVR Core Version 8 (Free). JTAG Programmer is fully compatible with one used in the Atmega128. So you may use Atmel's JTAG ICE…
源码文件
# Makefile for sequential decoder test routine # If you don't have -lm387, simply remove the reference # Change CC= to the name …
源码文件
# Makefile for sequential decoder test routine # If you don't have -lm387, simply remove the reference # Change CC= to the name …
源码文件
#Build: Synplify for Lattice 8.8L2, Build 008R, Dec 7 2006 #install: C:\ISPTOOLS7_0\SYNPBASE #OS: Windows XP 5.1 #Hostname: PR…
源码文件
Synplicity VHDL/Verilog HDL Synthesizer finished successfully #Build: Synplify for Lattice 8.8L2, Build 008R, Dec 7 2006 #ins…
源码文件
ispLEVER Auto-Make Log File --------------------------- Updating: Synthesized EDIF File Start to record tcl script... Finishe…
源码文件
//3-paragraph method to describe FSM //Describe sequential state transition in the 1st sequential always block //State transitio…
源码文件
#include "mpi.h" #include "mpptest.h" #include #ifdef HAVE_STDLIB_H #include #else extern void *malloc(); #endif sta…