源码文件
/* * @(#)RandomAccess.java 1.5 03/01/23 * * Copyright 2003 Sun Microsystems, Inc. All rights reserved. * SUN PROPRIETARY/CONFI…
sequential+logic 源代码
汇集 sequential+logic 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
收录资源 500 份
全站深度检索
共匹配 500 份工程资源
· 第 37 / 50 页
源码文件
-- Quad D-Type Flip-flop -- This example shows how a conditional signal assignment statement could be used to describe sequential…
源码文件
OPEN(3,FILE='FSEQ') ! FSEQ is a formatted sequential fife by default. WRITE(3,'(A,I3)') 'RECORD',1 WRITE(3, '()') WRITE(3, '(…
源码文件
OPEN(3,FILE='FSEQ') ! FSEQ is a formatted sequential fife by default. WRITE(3,'(A,I3)') 'RECORD',1 WRITE(3, '()') WRITE(3, '(…
源码文件
library IEEE; use IEEE.std_logic_1164.all; entity TRIBUF is port ( ip: in bit; oe: in bit; op: out bit ); end TRI…
源码文件
library IEEE; use IEEE.std_logic_1164.all; entity TRIBUF8 is port ( ip: in std_logic_vector(7 downto 0); oe: in std_logi…
源码文件
library IEEE; use IEEE.std_logic_1164.all; entity TRIBUF is port ( ip: in std_logic; oe: in std_logic; op: out std_lo…
源码文件
OPEN(3,FILE='FSEQ') ! FSEQ is a formatted sequential fife by default. WRITE(3,'(A,I3)') 'RECORD',1 WRITE(3, '()') WRITE(3, '(…
源码文件
/* * DirectShow structures and enumerations */ namespace dshow.Core { using System; using System.Runtime.InteropServices…
源码文件
# DiskSim Storage Subsystem Simulation Environment (Version 4.0) # Revision Authors: John Bucy, Greg Ganger # Contributors: John G…