搜索:divider

找到约 25 项符合「divider」的查询结果

结果 25
https://www.eeworm.com/dl/628/438851.html 编译器/解释器

multiplier and divider verilog codes

multiplier and divider verilog codes
下载 71
·
查看 1027
https://www.eeworm.com/dl/692/467010.html 行业发展研究

DDS divider clock AHDL

DDS divider clock AHDL
下载 32
·
查看 1061
https://www.eeworm.com/dl/534/483744.html 其他

this file is divider vhdl program

this file is divider vhdl program
下载 157
·
查看 1041
https://www.eeworm.com/dl/663/413318.html VHDL/FPGA/Verilog

a divider design based on verilog language

a divider design based on verilog language
下载 108
·
查看 1067
https://www.eeworm.com/dl/534/457922.html 其他

program to perform sequential divider in vhdl

program to perform sequential divider in vhdl
下载 48
·
查看 1043
https://www.eeworm.com/dl/534/375114.html 其他

A multiple modulator fractional divider1

A multiple modulator fractional divider1
下载 45
·
查看 1043
https://www.eeworm.com/dl/663/488484.html VHDL/FPGA/Verilog

It is n-bit sequential divider in verilog language

It is n-bit sequential divider in verilog language
下载 110
·
查看 1111
https://www.eeworm.com/dl/639/448063.html 文件格式

标签: Verilog 分频器 N倍奇数分频器.(Verilog) N_odd_divider.v / Verilog module N_odd_divider (

标签: Verilog 分频器 N倍奇数分频器.(Verilog) N_odd_divider.v / Verilog module N_odd_divider (
下载 71
·
查看 1098
https://www.eeworm.com/dl/663/311790.html VHDL/FPGA/Verilog

VHDL code for a clock divider by 27 circuit with a resulting waveform with 50% duty cycle..

VHDL code for a clock divider by 27 circuit with a resulting waveform with 50% duty cycle..
下载 29
·
查看 1115
https://www.eeworm.com/dl/678/358254.html 系统设计方案

PLL system LPF/PFD/VCO/Divider model in Matlab,在Matlab中将PLL系统的各个模块模型话

PLL system LPF/PFD/VCO/Divider model in Matlab,在Matlab中将PLL系统的各个模块模型话,便于分析整个PLL的环路稳定特性,锁定时间等…… 附录中包含完整的Matlab code
下载 164
·
查看 1124