CPLD和FPGA设计介绍
Field Programmable Gate Arrays (FPGAs) are becoming a critical part of every system design. Many v...
CPLD采用CMOSEPROM、EEPROM、快闪存储器和SRAM等编程技术,从而构成了高密度、高速度和低功耗的可编程逻辑器件。cPCI总线
Field Programmable Gate Arrays (FPGAs) are becoming a critical part of every system design. Many v...
Field Programmable Gate Arrays (FPGAs) are becoming a critical part of every system design. Many v...
JTAG CPLD实现源代码,比用简单并口调试器快5倍以上。 以前总觉得简单的并口jtag板速度太慢,特别是调试bootloader的时候,简直难以忍受。最近没什么事情,于是补习了几天vhdl,用c...