基于FPGA的单总线(ONE-WIRE)协议的实现源代码.
基于FPGA的单总线(ONE-WIRE)协议的实现源代码....
WIRE技术资料
📦 资源总数：145
💻 源代码：10238
🔥 WIRE热门资料
查看全部145个资源 »AOS mosfet Continuous drain current and bonding wire
bonding wire与current的关系...
Verilog语言中wire与reg的区别以及inout使用
wire和reg的用法以及inout的相关问题...
Create a 1-Wire Master with Xilinx PicoBlaze
Abstract: Designers who must interface 1-Wire temperature sensors with Xilinx field-programmable gate arrays(FPGAs) can use this reference design to...
1-Wire总线主机
Abstract: Communication with 1-Wire slave devices requires a 1-Wire master. There are numerous ways to build a 1-Wire master (see reference design 4...
📂 WIRE资料分类