VERILOG
VerilogHDL是一种硬件描述语言，以文本形式来描述数字系统硬件的结构和行为的语言，用它可以表示逻辑电路图、逻辑表达式，还可以表示数字逻辑系统所完成的逻辑功能。VerilogHDL和VHDL是世界上最流行的两种硬件描述语言，都是在20世纪80年代中期开发出来的。前者由GatewayDesignA...
共 3,086 份资源
源代码 6,383
VERILOG 热门资料
查看全部 3,086 份 →
PDF文档
this a book about the verilog-hdl design and circuit simulation and synthesize example
this a book about the verilog-hdl design and circuit simulation and synthesize example...
PDF文档
This Verilog HDL description implements a UART Version 1.1 : Original Creation 2.1 : added commen
This Verilog HDL description implements a UART Version 1.1 : Original Creation 2.1 : added comments...
PDF文档
verilog code which receive from uart RX and then output to lcd text display.
verilog code which receive from uart RX and then output to lcd text display....