/* * testsub_rom generated by KCAsm at Sat May 26 15:39:10 EDT 2007 */ module testsub_rom(address, instruction, clk); input [9:…
Synthesis+Tool 源代码
汇集 Synthesis+Tool 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
/* * spi_prog_rom generated by KCAsm at Sat May 26 15:39:10 EDT 2007 */ module spi_prog_rom(address, instruction, clk); input […
/* * dac_ctrl_rom generated by KCAsm at Sat May 26 15:39:05 EDT 2007 */ module dac_ctrl_rom(address, instruction, clk); input […
/* * led_ctrl_rom generated by KCAsm at Sat May 26 15:39:07 EDT 2007 */ module led_ctrl_rom(address, instruction, clk); input […
/* * pb3_ret_rom generated by KCAsm at Sat May 26 15:39:08 EDT 2007 */ module pb3_ret_rom(address, instruction, clk); input [9:…
/* * clock_rom generated by KCAsm at Sat May 26 15:39:04 EDT 2007 */ module clock_rom(address, instruction, clk); input [9:0] a…
/* * int_test2_rom generated by KCAsm at Sat May 26 15:39:06 EDT 2007 */ module int_test2_rom(address, instruction, clk); input…
/* * pb3_int_rom generated by KCAsm at Sat May 26 15:39:07 EDT 2007 */ module pb3_int_rom(address, instruction, clk); input [9:…
/* * pwm_ctrl_rom generated by KCAsm at Sat May 26 15:39:09 EDT 2007 */ module pwm_ctrl_rom(address, instruction, clk); input […
/* * auto_pwm_rom generated by KCAsm at Sat May 26 15:39:04 EDT 2007 */ module auto_pwm_rom(address, instruction, clk); input […