源码文件
---- Multipar Tool Report File ----
Synthesis+Tool 源代码
汇集 Synthesis+Tool 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
收录资源 500 份
全站深度检索
共匹配 500 份工程资源
· 第 48 / 50 页
源码文件
---- Multipar Tool Report File ----
源码文件
---- Multipar Tool Report File ----
源码文件
# Process this file with automake to create Makefile.in MAINTAINERCLEANFILES = Makefile.in EXTRA_DIST = Makefile.mak LDFLAGS = …
源码文件
module int_test(address, instruction, clk); input [7:0] address; output [15:0] instruction; input clk; RAMB4_S16 ram_256_x_16( .D…
源码文件
module int_test(address, instruction, clk); input [7:0] address; output [15:0] instruction; input clk; RAMB4_S16 ram_256_x_16( .D…
源码文件
uclock.v
源码文件
/* * testint_rom generated by KCAsm at Sat May 26 15:39:10 EDT 2007 */ module testint_rom(address, instruction, clk); input [9:…
源码文件
/* * pb3m_test_rom generated by KCAsm at Sat May 26 15:39:08 EDT 2007 */ module pb3m_test_rom(address, instruction, clk); input…
源码文件
/* * adc_ctrl_rom generated by KCAsm at Sat May 26 17:29:41 EDT 2007 */ module adc_ctrl_rom(address, instruction, clk); input […