verilog res_acs.v res_stage.v MS_res_ACS1_0.v MS_res_ACS1_1.v MS_res_ACS2_0.v \ MS_res_ACS2_1.v MS_res_stage.v backtrack.v…
Run+Level 源代码
汇集 Run+Level 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
verilog res_acs.v res_stage.v MS_res_ACS1_0.v MS_res_ACS1_1.v MS_res_ACS2_0.v \ MS_res_ACS2_1.v MS_res_stage.v backtrack.v…
# # # Copyright 1990-2008 Sun Microsystems, Inc. All Rights Reserved. # DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEA…
#!/bin/sh cd new /home/djs/src/omni/cvs/bin/scripts/omniidl -bcxx -Wbtf ../$1.idl cd ..
#!/bin/csh shpfrun 4 trans1
#!/bin/csh shpfrun 4 fft1
#!/bin/csh shpfrun 4 md1
#!/bin/csh shpfrun 4 pde1
#!/bin/sh msql test < reset for I in ?.test do base=`echo $I | sed "s/.test//"` msql test < $base.test > $base.out done
#! /bin/bash LIB_DIR="classes:../../../j3dme-engine/classes" java -classpath $LIB_DIR elite.awtElite