Log Shifter Gate Level Design using Verilog(IC design Lab) and Lab Note
Log Shifter Gate Level Design using Verilog(IC design Lab) and Lab Note
Level+Crossing+Rate技术资料下载专区,收录201份相关技术文档、开发源码、电路图纸等优质工程师资源,全部免费下载。
Log Shifter Gate Level Design using Verilog(IC design Lab) and Lab Note
This book provides a complete intermediate-level discussion of microcontroller programming using the C programming lang...
本教程针对HLSL (High Level Shading Language )初学者,从应用的角度对HLSL、顶点着色器、像素着色器和Effect 效果框架进行了介绍,教程中去掉了对HLSL 语法等一些细节内容的讨论,力求帮助读者尽可能...
TTCAN 是基于CAN 的时间触发的高层协议,具有确定性行为,因而适用于安全相关的场合。本文首先从参照时间、基本周期、系统信息阵、网络时间单元和全局时间五个方面对TTCAN 协议进行分析,其后讲解了
Resampling is the operation of converting from audio represented at one sampling rate to a representation at another sam...
Using LabVIEW 8.5 Language to control Tektronix AWG520. This program can select gain, sample rate, frequency and offset.
Melp Federal Vocoder 2.4 kbps low bit rate high qualitytexas instrument Melp encoder decoder c-code working great with g...
files describe a example tranmister a txt by uart from host PC and select baud rate
This Document provides the High Level Design specification for the Bootloader development and library porting for ADSP-B...
Implicit and Non-parametric Shape Reconstruction from Unorganized Data using a Variational Level Set Method