FIFO缓冲器技术资料下载专区，收录500份相关技术文档、开发源码、电路图纸等优质工程师资源，全部免费下载。
本原代码中利用VHDL语言编写了RAM、FIFO、ROM等常用的存储和缓冲部件，完全的代码在ALTERA的FPGA上已经通过仿真测试，保证可用.
This device contains four independent gates each of whichperforms the logic NAND function. Th
This device contains four independent gates with two datainputs, each which performs the logi
A zero delay buffer is a device that can fan out 1 clock signal into multiple clock signals with zer
A frequent requirement in systems involves drivinganalog signals into non-linear or reactive loads. Cables,tran...
双管籍位正激变换器是一种常用的电路拓朴。本文详尽地分析了一种双管籍位正激变换器的无源无损耗缓冲电路的工作原理及工作过程，指出正确选择缓冲电路的参数的理论依据