源码文件
[Header] MagicCookie={0b13fe8c-dfe0-40eb-8900-6712719559a7} Version=1.0 [File000] Location=F:\PIC\practice\LCD-SED1565-DRIVE\S…
Engineering+Practice 源代码
汇集 Engineering+Practice 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
收录资源 500 份
全站深度检索
共匹配 500 份工程资源
· 第 25 / 50 页
源码文件
!_TAG_FILE_FORMAT 2 /extended format; --format=1 will not append ;" to lines/ !_TAG_FILE_SORTED 1 /0=unsorted, 1=sorted, 2=foldca…
源码文件
/* 1089 A+B for Input-Output Practice (I) Time Limit : 1000 ms Memory Limit : 32768 K Output Limit : 5120 K VC */ #includ…
源码文件
/* 1091 A+B for Input-Output Practice (III) Time Limit : 1000 ms Memory Limit : 32768 K Output Limit : 5120 K VC */ #incl…
源码文件
Release 6.2i - Bitgen G.28 Copyright (c) 1995-2004 Xilinx, Inc. All rights reserved. Loading device database for application Bit…
源码文件
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0011 is sourced by a combinatorial pin. This is not good design p…
源码文件
WARNING:PhysDesignRules:372 - Gated clock. Clock net tc_clkcnt is sourced by a combinatorial pin. This is not good design prac…
源码文件
{ 演示程序 TINY 语言 计算乘阶 Compiler Construction: Principles and Practice Kenneth C. Louden 编译原理及实践 (美) Kenneth C. Loud…
源码文件
No environment variables are currently set. The following Virtex BUFG(s) is/are being retargetted to Virtex2 BUFGMUX(s)
源码文件
Gated clock. Clock net minute10 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the…