源码文件
[Library] others = $MODEL_TECH/../modelsim.ini proasic3 = $MODEL_TECH/../actel/vlog/proasic3 syncad_vhdl_lib …
Actel Fusion 源代码
汇集 Actel Fusion 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
收录资源 341 份
全站深度检索
共匹配 341 份工程资源
· 第 5 / 35 页
源码文件
#add_file options add_file -verilog "E:/所有其他/安装文件/FPGA/actel/实验例程/UART/hdl/rec.v" add_file -verilog "E:/所有其他/安装文件/FPGA/actel/实验例…
源码文件
License checkout: synplify_pc Starting: e:\Libero\Synplify\Synplify_862H\bin\mbin\synplify.exe Install: e:\Libero\Synpl…
源码文件
---------------------------------------------------------------------------- -- This file is a part of the GRLIB VHDL IP LIBRARY …
源码文件
//Read the documentation before changing values `define BIG_ENDIAN //`define LITLE_ENDIAN //`define SIM `define SYN `de…
源码文件
//Read the documentation before changing values `define BIG_ENDIAN //`define LITLE_ENDIAN //`define SIM `define SYN `de…
源码文件
stimulus.v1 // File "stimulus.v1" is the user's test bench. design.v // File "design.v" is the user's design after synthesis. …
源码文件
stimulus.v // File "stimulus.v1" is the user's test bench. design.v // File "design.v" is the user's design after synthesis. …
源码文件
[Library] others = $MODEL_TECH/../modelsim.ini apa = $MODEL_TECH/../actel/vhdl/apa syncad_lib = C:\Libero\Designer/lib/actel/s…
源码文件
杭州自由电子科技有限公司 // 技术文章